MPC8533EVTARJA Freescale Semiconductor, MPC8533EVTARJA Datasheet - Page 882

• Manufacturer Part Number: MPC8533EVTARJA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTARJA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.067GHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Enhanced Three-Speed Ethernet Controllers
If flow-control mode is enabled (MACCFG1[Rx_Flow] is set) and the receiver identifies a pause-flow
control frame, transmission stops for the time specified in the control frame. Since the pause timer
commences counting immediately upon receipt of a PAUSE frame, regardless of whether transmission is
currently in progress, a sufficiently large pause time must be received to stop transmission past a frame of
MTU size. During a pause, only a control frame can be sent (TCTRL[TFC_PAUSE] is set). Normal
transmission resumes after the pause timer stops counting, or resumes immediately if a pause frame with
a zero time-out is received. If another pause-control frame is received during the pause, the period changes
to the new value received.
15.6.3.10 Interrupt Handling
15-152
The following describes what usually occurs within a eTSEC interrupt handler:
•
•
•
Size [Octets]
If an interrupt occurs, read IEVENT to determine interrupt sources. IEVENT bits to be handled in
this interrupt handler are normally cleared at this time. There are three kinds of interrupt:
— Errors (all bits in IEVENT other than RXB, RXF, TXB, or TXF)
— Receive interrupts, when bits RXB or RXF in IEVENT are set
— Transmit interrupts, when bits TXB or TXF in IEVENT are set
Process the TxBDs to reuse them if the IEVENT[TXB, TXF or TXE] were set. Consult register
bits TSTAT[TXF0–TXF7] to determine which TxBD rings gave rise to the transmit interrupt in the
case of TXF. If the transmit speed is fast or the interrupt delay is long, more than one transmit buffer
may have been sent by the eTSEC; thus, it is important to check more than just one TxBD during
the interrupt handler. One common practice is to process all TxBDs in the interrupt handler until
one is found with R set.
Obtain data from RxBD rings if IEVENT[RXC, RXB or RXF] is set. Consult register bits
RSTAT[RXF0–RXF7] to determine which RxBD rings gave rise to the receive interrupt in the case
of RXF. If the receive speed is fast or the interrupt delay is long, the eTSEC may have received
more than one RxBD; thus, it is important to check more than just one RxBD during interrupt
handling. Typically, all RxBDs in the interrupt handler are processed until one is found with E set.
Because the eTSEC pre-fetches BDs, the BD table must be big enough so that there is always
another empty BD to pre-fetch, otherwise a BSY error occurs.
40
2
2
2
4
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
MAC parameter
Extended MAC
MAC opcode
Description
parameter
Reserved
Table 15-133. Flow Control Frame Structure (continued)
FCS
Value
00-01
—
Pause command
Pause time as defined by the PTV[PT] field. The pause
period is measured in pause_quanta, a speed
independent constant of 512 bit-times (unlike slot time).
The most-significant octet is transmitted first.
Pause time extended as defined by the PTV[PTE] field.
The most significant octet is transmitted first.
Frame check sequence (CRC)
Comment
—
Freescale Semiconductor