MPC8533EVTARJA Freescale Semiconductor, MPC8533EVTARJA Datasheet - Page 892

no-image

MPC8533EVTARJA

Manufacturer Part Number
MPC8533EVTARJA
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJA

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Package / Case
783-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Enhanced Three-Speed Ethernet Controllers
15.6.5
This section describes the quality of service support features of this device.
15.6.5.1
The receive queue filer receives protocol header properties extracted from the incoming frame by the
eTSEC frame parse engine. A property is defined to be a field extracted from a packet header, such as a
TCP port number or VLAN identifier. As soon as the last identifiable header has been recognized, the filer
commences searching the receive queue filer table, comparing properties in the table against properties
extracted from the frame. This table is illustrated in
property values, stored to the RQPROP field, and indicates how to match and interpret the properties by
setting flags in the RQCTRL field. The eTSEC memory map provides access to these fields by way of an
address register (RQFAR) and two porthole registers (RQFCR and RQFPR).
15-162
Bytes
2–3
4–5
6–7
8–15
0–15
0–15
Bits
0–1
2–7
Quality of Service (QoS) Provision
Receive Queue Filer
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
VLCTL
Name
PRO
RQ
Table 15-140. Rx Frame Control Block Descriptions (continued)
Reserved
Receive queue index. This index was selected by the eTSEC Rx Filer (from a matching Filer rule’s
RQCTRL[Q] field) when it accepted the associated frame. If filing is not enabled, RQ is zero. Note
that the 3 least significant bits of RQ correspond with the RxBD ring index whenever
RCTRL[FSQEN] = 0.
If IP = 1, PRO is set as follows:
If IP = 0, PRO is undefined.
Note that the eTSEC parser logic stops further parsing when encountering an IP datagram that
has indicated that it has fragmented the upper layer protocol. This in general means that there is
likely no layer 4 header following the IP header and extension headers. eTSEC leaves the
RxFCB[PRO] and RQFPR[L4P] fields 0xFF in this case, which usually means that there was no IP
header seen. In this case RxFCB[IP] and optionally RxFCB[IP6] will be set. IP header
checksumming will operate and perform as intended. Most of the time, the eTSEC will update the
RxFCB[PRO] field and RQFPR[L4P] fields with whatever value was found in the protocol field of
the IP header. See
for a description of RQFPR.
Reserved
VLAN control word as per IEEE Std. 802.1Q. The lower 12 bits comprise the VLAN identifier. Valid
only if VLN = 1.
• PRO=0xFF for a fragment header or a back to back route header
• PRO=0x nn for an unrecognized header, where nn is the next protocol field
• PRO=(TCP/UDP header), as defined in the IANA specification, if TCP or UDP header is found
Section 15.5.3.3.8, “Receive Queue Filer Table Property Register
Figure
15-133. Software populates the table with
Description
Freescale Semiconductor
(RQFPR),”

Related parts for MPC8533EVTARJA