WJLXT384LE.B1-868635 Cortina Systems Inc, WJLXT384LE.B1-868635 Datasheet - Page 80

• Manufacturer Part Number: WJLXT384LE.B1-868635
• Manufacturer: Cortina Systems Inc

Specifications of WJLXT384LE.B1-868635

• Screening Level: Industrial
• Mounting: Surface Mount
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Compliant

LXT384 Transceiver
Datasheet
248994, Revision 6.0
30 January 2008
9.0
9.1
9.2
Figure 15
9.3
Cortina Systems
TRST
TMS
TCK
TDI
JTAG Boundary Scan
Overview
The LXT384 Transceiver supports IEEE 1149.1 compliant JTAG boundary scan. Boundary
scan allows easy access to the interface pins for board testing purposes.
In addition to the traditional IEE1149.1 digital boundary scan capabilities, the
LXT384 Transceiver also includes analog test port capabilities. This feature provides
access to the TIP and RING signals in each channel (transmit and receive). This way, the
signal path integrity across the primary winding of each coupling transformer can be tested.
Architecture
The basic JTAG architecture of the LXT384 Transceiver is illustrated in
The LXT384 Transceiver JTAG architecture includes a TAP Test Access Port Controller,
data registers and an instruction register. The following paragraphs describe these blocks in
detail.
JTAG Architecture
TAP Controller
The TAP controller is a 16-state synchronous state machine controlled by the TMS input
and clocked by TCK (see
in reset mode, receiving an instruction, receiving data, transmitting data or in an idle state.
Table 49
®
LXT384 Octal T1/E1/J1 Short-Haul PCM Transceiver with Jitter Attenuation (JA)
describes in detail each of the states represented in
Controller
TAP
Device Identification Register
Boundry Scan Data Register
Analog Port Scan Register
Figure
Instruction Register
Bypass Register
16).The TAP controls whether the LXT384 Transceiver is
BSR
BYR
ASR
IDR
IR
TM
TM
Figure
9.0 JTAG Boundary Scan
16.
MUX
Figure
15.
TDO
Page 80