PSD935G2-90U STMicroelectronics, PSD935G2-90U Datasheet - Page 49

no-image

PSD935G2-90U

Manufacturer Part Number
PSD935G2-90U
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD935G2-90U

Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Package Type
TQFP
Mounting
Surface Mount
Pin Count
80
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD935G2-90U
Manufacturer:
STMicroelectronics
Quantity:
409
Part Number:
PSD935G2-90U
Manufacturer:
ST
0
Part Number:
PSD935G2-90UI
Manufacturer:
ST
0
The
PSD935G2
Functional
Blocks
(cont.)
48
PSD9XX Family
9.4.2.1 MCU I/O Mode
In the MCU I/O Mode, the microcontroller uses the PSD935G2 ports to expand its own
I/O ports. By setting up the CSIOP space, the ports on the PSD935G2 are mapped into the
microcontroller address space. The addresses of the ports are listed in Table 6.
A port pin can be put into MCU I/O mode by writing a ‘0’ to the corresponding bit in the
Control Register (Port E, F and G). The MCU I/O direction may be changed by writing
to the corresponding bit in the Direction Register. See the subsection on the Direction
Register in the “Port Registers” section. When the pin is configured as an output, the
content of the Data Out Register drives the pin. When configured as an input, the
microcontroller can read the port input through the Data In buffer. See Figure 20.
Ports A, B and C do not have Control Registers, and are in MCU I/O mode by default.
They can be used for PLD I/O if they are specified in PSDsoft.
9.4.2.2 PLD I/O Mode
The PLD I/O Mode uses a port as an input to the CPLD’s Input Micro Cells, and/or
as an output from the GPLD. The corresponding bit in the Direction Register must not be
set to ‘1’ if the pin is defined as a PLD input pin in PSDsoft. The PLD I/O Mode is specified
in PSDsoft by declaring the port pins, and then specifying an equation in PSDsoft.
Table 17. Port Operating Mode Settings
*
NOTE: 1. Control Register setting is not applicable to Ports A, B and C.
NA = Not Applicable
MCU I/O
PLD I/O
Data Port
(Port F)
Address Out
(Port E, F, G)
Address In
(Port A,B,C,D,F)
JTAG ISP
Mode
and logic or chip
select equations
non-mux bus
Declare pins
Declare pins
Declare pins
Selected for
Defined In
MCU with
pins only
pins only
PSDsoft
Declare
Declare
only
Register
Control
(Note 1)
Setting
NA
NA
NA
NA
0
1
1 = output,
Direction
Register
0 = input
Setting
NA
NA
NA
1
PSD935G2
Register
Setting
VM
NA
NA
NA
NA
NA
NA

Related parts for PSD935G2-90U