mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1048

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Functional Description
have the ability to generate the not acknowledge after the transfer of each byte and before
the completion of the transaction. This requirement is important because SMBus does not
provide any other resend signaling. This difference in the use of the NACK signaling has
implications on the specific implementation of the SMBus port, especially in devices that
handle critical system data such as the SMBus host and the SBS components.
42.4.5 Resets
The I2C module is disabled after a reset. The I2C module cannot cause a core reset.
42.4.6 Interrupts
The I2C module generates an interrupt when any of the events in the following table
occur, provided that the IICIE bit is set. The interrupt is driven by the IICIF bit (of the
I2C Status Register) and masked with the IICIE bit (of the I2C Control Register 1). The
IICIF bit must be cleared (by software) by writing 1 to it in the interrupt routine. The
SMBus timeouts interrupt is driven by SLTF and masked with the IICIE bit. The SLTF
bit must be cleared by software by writing 1 to it in the interrupt routine. You can
determine the interrupt type by reading the Status Register.
1048
SMBus SCL high SDA low timeout interrupt flag
SMBus SCL low timeout interrupt flag
Match of received calling address
Wakeup from stop interrupt
Complete 1-byte transfer
In the last byte of master receive slave transmit mode, the
master must send a NACK to the bus, so FACK must be
switched off before the last byte transmits.
In master receive mode, the FACK bit must be set to zero
before the last byte transfer.
Interrupt Source
Arbitration lost
MCF51JF128 Reference Manual, Rev. 2, 03/2011
Table 42-70. Interrupt Summary
Preliminary
NOTE
NOTE
SHTF2
Status
ARBL
SLTF
IAAS
IAAS
TCF
IICIF
IICIF
IICIF
IICIF
IICIF
IICIF
Flag
Freescale Semiconductor, Inc.
IICIE & SHTF2IE
IICIE & WUEN
Local Enable
IICIE
IICIE
IICIE
IICIE

Related parts for mcf51jf128