mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 245

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
The following table summarizes the instructions added to revision ISA_A to form
revision ISA_ C. For more details see the ColdFire Family Programmer's Reference
Manual.
11.3.2 Exception Processing Overview
Exception processing for ColdFire processors is streamlined for performance. The
ColdFire processors differ from the M68000 family because they include:
Freescale Semiconductor, Inc.
Move from USP User Stack Pointer → Destination register
1. Enhanced support for byte and word-sized operands
2. Enhanced support for position-independent code
3. Miscellaneous instruction additions to address new functionality
Move to USP
CMPI.{B,W}
CMP.{B,W}
Instruction
MVS.{B,W}
MVZ.{B,W}
BYTEREV
MOV3Q.L
CMPA.W
STLDSR
BITREV
SATS.L
MOVEI
TAS.B
BSR.L
Bcc.L
FF1
The contents of the destination data register are bit-reversed; that is, new Dn[31] equals old Dn[0], new
Dn[30] equals old Dn[1], ..., new Dn[0] equals old Dn[31].
The contents of the destination data register are byte-reversed; that is, new Dn[31:24] equals old
Dn[7:0], ..., new Dn[7:0] equals old Dn[31:24].
The data register, Dn, is scanned, beginning from the most-significant bit (Dn[31]) and ending with the
least-significant bit (Dn[0]), searching for the first set bit. The data register is then loaded with the offset
count from bit 31 where the first set bit appears.
Moves 3-bit immediate data to the destination location.
Source register → User Stack Pointer
Sign-extends source operand and moves it to destination register.
Zero-fills source operand and moves it to destination register.
Performs saturation operation for signed arithmetic and updates destination register, depending on
CCR[V] and bit 31 of the register.
Performs indivisible read-modify-write cycle to test and set addressed memory byte.
Branch conditionally, longword
Branch to sub-routine, longword
Compare, byte and word
Compare address, word
Compare immediate, byte and word
Move immediate, byte and word to memory using Ax with displacement
Pushes the contents of the status register onto the stack and then reloads the status register with the
immediate data value.
Description
Table 11-13. Instruction Enhancements over Revision ISA_A
MCF51JF128 Reference Manual, Rev. 2, 03/2011
Preliminary
Chapter 11 Core
245

Related parts for mcf51jf128