mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1173

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
45.2.2 Detailed Signal Descriptions
The following table provides descriptions of the RGPIO module's input and output
signals.
45.3
The RGPIO module provides a compact 16-byte programming model based at a system
memory address of 0x(00)C0_0000 (noted as RGPIO_BASE throughout the chapter).
The programming model views are different between reads and writes to enable
simplified software for manipulating the RGPIO pins.
Additionally, the RGPIO programming model is defined with a 32-bit organization. The
basic size of each program-visible register is 16 bits, but the programming model may be
referenced using byte (8-bit), word (16-bit) or longword (32-bit) accesses. Performance is
typically maximized using 32-bit accesses.
Freescale Semiconductor, Inc.
RGPIO[15:0]
Memory Map and Registers
Signal
Table 45-2. RGPIO Detailed Signal Descriptions
I/O
I/O
MCF51JF128 Reference Manual, Rev. 2, 03/2011
Data Input/Output. When configured as an input, the state of this signal is reflected in
Meaning
the read data register. When configured as an output, this signal is the output of the
Timing
State
Asserted—
Negated—
Assertion/Negation—
Preliminary
Input: Indicates the RGPIO pin was sampled as a logic high at the
time of the read.
Output: Indicates a properly-enabled RGPIO output pin is to be
driven high.
Input: Indicates the RGPIO pin was sampled as a logic low at the
time of the read.
Output: Indicates a properly-enabled RGPIO output pin is to be
driven low.
Input: Anytime. The input signal is sampled at the rising-edge of the
processor's high-speed clock on the data phase cycle of a read
transfer of this register.
Output: Occurs at the rising-edge of the processor's high-speed
clock on the data phase cycle of a write transfer to this register.
This output is asynchronously cleared by system reset.
write data register.
Description
Chapter 45 Rapid GPIO (RGPIO)
1173

Related parts for mcf51jf128