HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 384

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
11.
11.8.4
• When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output
• In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR
• In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will
• In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting
• In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not
• When making a transition to a mode (CPWM, RPWM) in which the pin output level is
Note: Channel number is substituted for * indicated in this article.
Pin initialization procedures are described below for the numbered combinations in table 11.43.
The active level is assumed to be low.
Rev.4.00 Mar. 27, 2008 Page 338 of 882
REJ09B0108-0400
level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of
a TIOR setting.
will not initialize the pins. If initialization is required, carry it out in normal mode, then switch
to PWM mode 1.
not initialize the pins. If initialization is required, carry it out in normal mode, then switch to
PWM mode 2.
TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode,
carry out initialization, then set buffer mode again.
initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization,
then set buffer mode again.
selected by the timer output control register (TOCR) setting, switch to normal mode and
perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable
channel 3 and 4 output with the timer output master enable register (TOER). Then operate the
unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER
setting).
Multi-Function Timer Pulse Unit (MTU)
Overview of Initialization Procedures and Mode Transitions in Case of Error
during Operation, etc.

Related parts for HD64F7144F50V