C8051F320 Silicon Laboratories Inc, C8051F320 Datasheet - Page 187

• Manufacturer Part Number: C8051F320
• Description: IC 8051 MCU 16K FLASH 32LQFP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F32xr

Specifications of C8051F320

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: SMBus (2-Wire/I²C), SPI, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 25
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 17x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

16.5. SMBus Transfer Modes
The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating
in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The
SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an
arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note
that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when
operating as a transmitter.
16.5.1. Master Transmitter Mode
Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START
condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case
the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data.
After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit
is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not writ-
ten following a Master Transmitter interrupt. Figure 16.8 shows a typical Master Transmitter sequence. Two transmit
data bytes are shown, though any number of bytes may be transmitted. Notice that the ‘data byte transferred’ inter-
rupts occur after the ACK cycle in this mode.
Interrupt
S
Figure 16.8. Typical Master Transmitter Sequence
Received by SMBus
Interface
Transmitted by
SMBus Interface
SLA
W
Interrupt
A
Data Byte
Rev. 1.1
Interrupt
A
S = START
P = STOP
A = ACK
W = WRITE
SLA = Slave Address
Data Byte
Interrupt
A
C8051F320/1
P
187