LAN9220-ABZJ SMSC, LAN9220-ABZJ Datasheet - Page 52

no-image

LAN9220-ABZJ

Manufacturer Part Number
LAN9220-ABZJ
Description
Ethernet ICs 16Bit Single Chip Ethernet Controller
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN9220-ABZJ

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Supply Current (max)
85 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9220-ABZJ
Manufacturer:
RENESAS
Quantity:
101
Part Number:
LAN9220-ABZJ
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9220-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN9220-ABZJ
0
Revision 2.7 (03-15-10)
30:26
25:24
23:21
20:16
15:14
BITS
10:0
31
13
12
11
TX COMMAND ‘A’
Interrupt on Completion. When set, the TXDONE flag will be asserted when the current buffer has
been fully loaded into the TX FIFO. This flag may be optionally mapped to a host interrupt.
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.
Buffer End Alignment. This field specifies the alignment that must be maintained on the last data
transfer of a buffer. The host will add extra DWORDs of data up to the alignment specified in the
table below. The LAN9220 will remove the extra DWORDs. This mechanism can be used to maintain
cache line alignment on host processors.
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility
Data Start Offset (bytes). This field specifies the offset of the first byte of TX data. The offset value
can be anywhere from 0 bytes to 31 a Byte offset.
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility
First Segment (FS). When set, this bit indicates that the associated buffer is the first segment of the
packet.
Last Segment. When set, this bit indicates that the associated buffer is the last segment of the
packet
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.
Buffer Size (bytes). This field indicates the number of bytes contained in the buffer following this
command. This value, along with the Buffer End Alignment field, is read and checked by the
LAN9220 and used to determine how many extra DWORD’s were added to the end of the Buffer. A
running count is also maintained in the LAN9220 of the cumulative buffer sizes for a given packet.
This cumulative value is compared against the Packet Length field in the TX command ‘B’ word and
if they do not correlate, the TXE flag is set.
Note:
The buffer size specified does not include the buffer end alignment padding or data start
offset added to a buffer.
[25]
0
0
1
1
Table 3.12 TX Command 'A' Format
16-bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support
[24]
DATASHEET
0
1
0
1
DESCRIPTION
52
16-byte alignment
32-byte alignment
4-byte alignment
End Alignment
Reserved
SMSC LAN9220
Datasheet

Related parts for LAN9220-ABZJ