XC2VP7-5FF672C Xilinx Inc, XC2VP7-5FF672C Datasheet - Page 54

no-image

XC2VP7-5FF672C

Manufacturer Part Number
XC2VP7-5FF672C
Description
FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 672-Pin FCBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC2VP7-5FF672C

Package
672FCBGA
Family Name
Virtex-II Pro™
Device Logic Units
11088
Number Of Registers
9856
Maximum Internal Frequency
1050 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
396
Ram Bits
811008

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP7-5FF672C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC2VP7-5FF672C
Manufacturer:
XILINX
0
Part Number:
XC2VP7-5FF672C
Manufacturer:
ALTERA
0
Part Number:
XC2VP7-5FF672C
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP7-5FF672C
Quantity:
1 657
Part Number:
XC2VP7-5FF672C (TRAY)
Manufacturer:
XILINX
0
3-State Buffers
Introduction
Each Virtex-II Pro CLB contains two 3-state drivers
(TBUFs) that can drive on-chip buses. Each 3-state buffer
has its own 3-state control pin and its own input pin.
Each of the four slices have access to the two 3-state buff-
ers through the switch matrix, as shown in
TBUFs in neighboring CLBs can access slice outputs by
direct connects. The outputs of the 3-state buffers drive hor-
izontal routing resources used to implement 3-state buses.
The 3-state buffer logic is implemented using AND-OR logic
rather than 3-state drivers, so that timing is more predict-
able and less load dependant especially with larger devices.
DS083 (v4.7) November 5, 2007
Product Specification
Figure 45: Virtex-II Pro 3-State Buffers
R
Switch
Matrix
Slice
Slice
TBUF
TBUF
S1
S0
Figure 46: 3-State Buffer Connection to Horizontal Lines
Switch
CLB-II
matrix
DS031_37_060700
Slice
Slice
S3
S2
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
Figure
Programmable
connection
www.xilinx.com
45.
Locations / Organization
Four horizontal routing resources per CLB are provided for
on-chip 3-state buses. Each 3-state buffer has access alter-
nately to two horizontal lines, which can be partitioned as
shown in
SelectRAM+ memory and multiplier or I/O blocks are
skipped.
Number of 3-State Buffers
Table 18
each Virtex-II Pro device. The number of 3-state buffers is
twice the number of CLB elements.
Table 18: Virtex-II Pro 3-State Buffers
XC2VP2
XC2VP4
XC2VP7
XC2VP20
XC2VPX20
XC2VP30
XC2VP40
XC2VP50
XC2VP70
XC2VPX70
XC2VP100
Switch
CLB-II
matrix
Device
shows the number of 3-state buffers available in
Figure
46. The switch matrices corresponding to
3-State Buffers
per Row
DS031_09_032700
3 - state lines
116
140
164
164
188
44
44
68
92
92
92
of 3-State Buffers
Total Number
11,808
16,544
16,544
22,048
1,504
2,464
4,640
4,896
6,848
9,696
704
Module 2 of 4
43

Related parts for XC2VP7-5FF672C