L-ET4148-50C-DB LSI, L-ET4148-50C-DB Datasheet - Page 92

no-image

L-ET4148-50C-DB

Manufacturer Part Number
L-ET4148-50C-DB
Description
Manufacturer
LSI
Datasheet

Specifications of L-ET4148-50C-DB

Lead Free Status / RoHS Status
Supplier Unconfirmed
ET4148-50
Single-Chip 48 x 1 Gbit/s + 2 x 10 Gbits/s Layer 2+ Ethernet Switch
Appendix A: Registers
Acl_Protocol_Table
Description: This table encodes a packet’s Ethertype and IP protocol indexes into a compact protocol index.
Table 84. Acl_Protocol_Table Register Parameters
Table 85. Acl_Protocol_Table Field Parameters
This table is addressed by a concatenation of ethertype_index[2:0] (derived from the packet’s Layer 2 type
field) and ip_protocol_index[2:0] (derived from the packet’s Layer 3 protocol field).
ethertype_index[2:0] makes up the most significant portion of the table’s address. This 6-bit concatenation
is shifted left two bits in order to address 32-bit words.
Table 86. ethertype_index[2:0] and ip_protocol_index[2:0] Defined
92
Base Address
Register Size
Register Instances
Register Spacing
Record Size
Record Instances
Record Spacing
acl_protocol[2:0]
ethertype_index[2:0]
0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
0
1
Parameter
Field Name
2
0
1
2
3
4
5
6
7
3
4
5
6
7
Figure 65. Acl_Protocol_Table Register Diagram
8
(continued)
9
0x0004_2200
user_type_0
user_type_1
user_type_2
10
Ethertype
unknown
RARP
11
Value
Instances = 1
IPv4
IPv6
ARP
Offset = 0.29
Mode = R/W
Parameters
256
NA
64
Agere Systems - Proprietary
1
4
4
12
13
14
15
16
17
An index value that is representative of the
packet’s Ethertype and IP protocol values.
protocol_index[2:0]
18
19
20
21
0
1
2
3
4
5
6
7
22
23
8
Description
24
7
25
6
Preliminary Data Sheet
26
5
27
4
user_protocol_0
user_protocol_1
user_protocol_2
Agere Systems Inc.
28
3
Protocol
unknown
IGMP
ICMP
UDP
29
TCP
2
30
1
April 2006
31
0

Related parts for L-ET4148-50C-DB