MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 111

no-image

MT41J256M8HX-15E:D

Manufacturer Part Number
MT41J256M8HX-15E:D
Description
MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Series
-r
Datasheets

Specifications of MT41J256M8HX-15E:D

Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
165mA
Pin Count
78
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
1 684
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
16 491
Company:
Part Number:
MT41J256M8HX-15E:D
Quantity:
5 845
Part Number:
MT41J256M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 50: MRS-to-nonMRS Command Timing (
Mode Register 0 (MR0)
Burst Length
PDF: 09005aef826aaadc/Source: 09005aef82a357c3
DDR3_D4.fm - Rev G 2/09 EN
Notes:
Command
1. Prior to issuing the MRS command, all banks must be idle (they must be precharged,
2. Prior to Ta2 when
3. If R
4. CKE must be registered HIGH from the MRS command until
The base register, MR0, is used to define various DDR3 SDRAM modes of operation.
These definitions include the selection of a burst length, burst type, CAS latency, oper-
ating mode, DLL RESET, write recovery, and precharge power-down mode, as shown in
Figure 51 on page 112.
Burst length is defined by MR0[1: 0] (see Figure 51 on page 112). Read and write accesses
to the DDR3 SDRAM are burst-oriented, with the burst length being programmable to
“4” (chop mode), “8” (fixed), or selectable using A12 during a READ/WRITE command
(on-the-fly). The burst length determines the maximum number of column locations
that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to “01”
during a READ/WRITE command, if A12 = 0, then BC4 (chop) mode is selected. If
A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between
READ/WRITE, are shown in the READ/WRITE sections of this document.
When a READ or WRITE command is issued, a block of columns equal to the burst
length is effectively selected. All accesses for that burst take place within this block,
meaning that the burst will wrap within the block if a boundary is reached. The block is
uniquely selected by A[i:2] when the burst length is set to “4” and by A[i:3] when the
burst length is set to “8” (where Ai is the most significant column address bit for a given
configuration). The remaining (least significant) address bit(s) is (are) used to select the
starting location within the block. The programmed burst length applies to both READ
and WRITE bursts.
Address
must be satisfied, and no data bursts can be in progress).
issued.
prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until
t
power-down may occur (see “Power-Down Mode” on page 153).
MOD (MIN) is satisfied at Ta2.
CKE
CK#
CK
TT
was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied
setting
Old
Valid
MRS
T0
t
MOD (MIN) is being satisfied, no commands (except NOP/DES) may be
NOP
T1
t
MOD)
111
Micron Technology, Inc., reserves the right to change products or specifications without notice.
NOP
T2
Updating setting
t MOD
2Gb: x4, x8, x16 DDR3 SDRAM
NOP
Ta0
Indicates a Break in
Time Scale
t
MRSPDEN (MIN), at which time
©2006 Micron Technology, Inc. All rights reserved.
NOP
Ta1
Operations
Don’t Care
Valid
Valid
MRS
non
Ta2
setting
New
t
RP

Related parts for MT41J256M8HX-15E:D