MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 123

• Manufacturer Part Number: MT41J256M8HX-15E:D
• Description: MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
• Manufacturer: Micron Technology Inc
• Type: DDR3 SDRAMr
• Series: -r

Specifications of MT41J256M8HX-15E:D

• Organization: 256Mx8
• Address Bus: 18b
• Maximum Clock Rate: 1.333GHz
• Operating Supply Voltage (typ): 1.5V
• Package Type: FBGA
• Operating Temp Range: 0C to 95C
• Operating Supply Voltage (max): 1.575V
• Operating Supply Voltage (min): 1.425V
• Supply Current: 165mA
• Pin Count: 78
• Mounting: Surface Mount
• Operating Temperature Classification: Commercial
• Format - Memory: RAM
• Memory Type: DDR3 SDRAM
• Memory Size: 2G (256M x 8)
• Speed: 667MHz
• Interface: Parallel
• Voltage - Supply: 1.425 V ~ 1.575 V
• Operating Temperature: 0°C ~ 95°C
• Package / Case: 78-TFBGA
• Lead Free Status / RoHS Status: Compliant

MPR Register Address Definitions and Bursting Order
Table 73:
PDF: 09005aef826aaadc/Source: 09005aef82a357c3
DDR3_D4.fm - Rev G 2/09 EN
MR3[2]
1
1
1
1
MPR Readouts and Burst Order Bit Mapping
MR3[1:0]
00
01
10
11
Notes:
pattern for system
READ predefined
• A11 is a “Don’t Care”
• A12: Selects burst chop mode on-the-fly, if enabled within MR0
• A13 is a “Don’t Care”
• BA[2:0] are a “Don’t Care”
The MPR currently supports a single data format. This data format is a predefined read
pattern for system calibration. The predefined pattern is always a repeating 0–1 bit
pattern.
Examples of the different types of predefined READ pattern bursts are shown in
Figure 59 on page 124, Figure 60 on page 125, Figure 61 on page 126, and Figure 62 on
page 127.
1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selected
calibration
MPR agent.
Function
RFU
RFU
RFU
Length
Burst
BL8
BC4
BC4
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
123
A[2:0]
Read
000
000
100
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
2Gb: x4, x8, x16 DDR3 SDRAM
Burst Order and Data Pattern
Burst order: 0, 1, 2, 3, 4, 5, 6, 7
Predefined pattern: 0, 1, 0, 1
Predefined pattern: 0, 1, 0, 1
Burst order: 0, 1, 2, 3
Burst order: 4, 5, 6, 7
©2006 Micron Technology, Inc. All rights reserved.
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
Operations