MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 145

no-image

MT41J256M8HX-15E:D

Manufacturer Part Number
MT41J256M8HX-15E:D
Description
MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Series
-r
Datasheets

Specifications of MT41J256M8HX-15E:D

Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
165mA
Pin Count
78
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
1 684
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
MT41J256M8HX-15E:D
Quantity:
5 845
Part Number:
MT41J256M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Figure 86: Nonconsecutive WRITE to WRITE
Figure 87: WRITE (BL8) to READ (BL8)
DQS, DQS#
Command
Command 1
DQS, DQS#
Address
Address 3
CK#
DM
DQ
CK
DQ 4
CK#
CK
WRITE
Valid
T0
WRITE
Valid
T0
NOP
T1
Notes:
Notes:
NOP
T1
NOP
T2
1. DI n (or b) = data-in for column n (or column b).
2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
3. Each WRITE command may be to any bank.
4. Shown for WL = 7 (CWL = 7, AL = 0).
1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
2.
3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0.
4. DI n = data-in for column n.
5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).
t
data shown at T9.
The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.
WTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write
WL = CWL + AL = 7
NOP
NOP
T3
T2
WL = 5
T4
NOP
NOP
T3
WRITE
Valid
T5
NOP
T4
T6
NOP
t WPRE
NOP
NOP
T7
DI
T5
DI
n
n
n + 1
DI
n + 1
DI
WL = CWL + AL = 7
n + 2
T8
NOP
DI
n + 2
NOP
T6
DI
n + 3
DI
NOP
n + 4
T9
DI
n + 3
DI
n + 5
DI
n + 4
NOP
T7
DI
T10
NOP
n + 6
DI
n + 5
n + 7
DI
DI
NOP
T11
n + 6
NOP
T8
DI
n + 7
DI
T12
NOP
t WPST
DI
b
Indicates a Break in
Time Scale
NOP
b + 1
T9
DI
T13
NOP
b + 2
DI
b + 3
DI
NOP
T10
NOP
T14
b + 4
DI
t WTR 2
b + 5
DI
Transitioning Data
NOP
T15
b + 6
DI
NOP
Transitioning Data
T11
b + 7
DI
NOP
T16
READ
Valid
Ta0
Don’t Care
Don't Care
NOP
T17

Related parts for MT41J256M8HX-15E:D