XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 91

• Manufacturer Part Number: XC5VLX50T-2FFG665I
• Description: IC FPGA VIRTEX-5 50K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 2211840
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 665-BBGA, FCBGA
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Input muxes select the reference and feedback clocks from either the IBUFG, BUFG, IBUF,
PLL outputs, or one of the DCMs. Each clock input has a programmable counter D. The
Phase-Frequency Detector (PFD) compares both phase and frequency of the input
(reference) clock and the feedback clock. Only the rising edges are considered because as
long as a minimum High/Low pulse is maintained, the duty cycle is not important. The
PFD is used to generate a signal proportional to the phase and frequency between the two
clocks. This signal drives the Charge Pump (CP) and Loop Filter (LF) to generate a
reference voltage to the VCO. The PFD produces an up or down signal to the charge pump
and loop filter to determine whether the VCO should operate at a higher or lower
frequency. When VCO operates at too high of a frequency, the PFD activates a down signal,
causing the control voltage to be reduced decreasing the VCO operating frequency. When
the VCO operates at too low of a frequency, an up signal will increase voltage. The VCO
produces eight output phases. Each output phase can be selected as the reference clock to
the output counters
given customer design. A special counter, M, is also provided. This counter controls the
feedback clock of the PLL allowing a wide range of frequency synthesis.
X-Ref Target - Figure 3-3
General
CLKIN1
CLKIN2
Routing
CLKFB
Switch
Circuit
Clock
(Figure
D
Figure 3-3: Detailed PLL Block Diagram
www.xilinx.com
3-3.) Each counter can be independently programmed for a
PFD
Lock Detect
Lock Monitor
CLKFBOUT
CP
VCO feedback phase
selection for negative
phase-shift affecting
all outputs
M
LF
Lock
VCO
8
8-phase
taps
UG190_c3_03_022709
Introduction
O0
O1
O2
O3
O4
O5
91