LFE2-20E-5FN256I Lattice, LFE2-20E-5FN256I Datasheet - Page 445
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-20E-5FN256I
Manufacturer Part Number
LFE2-20E-5FN256I
Description
IC FPGA 21KLUTS 193I/O 256FPBGA
Manufacturer
Lattice
Series
ECP2r
Datasheets
1.LFE2-12SE-6FN256C.pdf
(389 pages)
2.LFE3-35EA-8FN672I.pdf
(21 pages)
3.LFE2-20E-5FN256I.pdf
(4 pages)
4.LFE2-20E-5FN256I.pdf
(769 pages)
Specifications of LFE2-20E-5FN256I
Number Of Logic Elements/cells
21000
Number Of Labs/clbs
2625
Total Ram Bits
282624
Number Of I /o
193
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1170
LFE2-20E-5FN256I
Q6411457
LFE2-20E-5FN256I
Q6411457
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-20E-5FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- LFE2-12SE-6FN256C PDF datasheet
- LFE3-35EA-8FN672I PDF datasheet #2
- LFE2-20E-5FN256I PDF datasheet #3
- LFE2-20E-5FN256I PDF datasheet #4
- Current page: 445 of 769
- Download datasheet (18Mb)
Lattice Semiconductor
Table 8-14. PCI Express Mode Specific Ports
Receiver Detection
Figure 8-29 shows a Receiver Detection sequence. A Receiver Detection test can be performed on each channel
of a quad independently. Before starting a Receiver Detection test, the transmitter must be put into electrical idle by
setting the ff_pci_ei_en_ch input high. The Receiver Detection test can begin 120 ns after tx_elec_idle is set high
by driving the appropriate ffc_pci_det_en_ch high. This puts the corresponding SERDES Transmit buffer into
receiver detect mode by setting the driver termination to high impedance and pulling both differential outputs to
VCCOB through the high impedance driver termination.
Setting the SERDES Transmit buffer into receiver detect state takes up to 120 ns. After 120ns, the receiver detect
test can be initiated by driving the channel’s ffc_pcie_ct_ch input high for four byte (word) clock cycles. The corre-
sponding channel’s ffc_pcie_done_ch is then cleared asynchronously. After enough time for the receiver detect
test to finish has elapsed (determined by the time constant on the Transmit side), the ffs_pcie_done_ch receiver
detect status port will go high and the Receiver Detect status can be monitored at the ffs_pcie_con_ch port. If at
that time the ffs_pcie_con_ch port is high, then a receiver has been detected on that channel. If, however, the
ffs_pcie_con_ch port is low, then no receiver has been detected for that channel. Once the Receiver Detect test is
complete, ff_pci_ei_en_ch can be deasserted.
Figure 8-29. PCI Express Mode Receiver Detection Sequence (Example for Channel 0)
ffs_pcie_done_ch[3:0]
ffs_pcie_con_ch[3:0]
ffc_pcie_det_en_ch[3:0]
ffc_pcie_ct_ch[3:0]
ffc_ei_en_ch[3:0]
ff_pci_det_en_ch0
ffs_pci_done_ch0
ffs_pcie_con_ch0
ff_pci_ei_en_ch0
ffc_pcie_ct_ch0
Signal
Direction
Previous Receiver
Detection Status
O
O
I
I
I
> 120 ns
Channel
Channel
Channel
Channel
Channel
Class
4 byte
clocks
1 = Far-end receiver detection complete
0 = Far-end receiver detection incomplete
Result of far-end receiver detection.
1 = Far end receiver detected
0 = Far end receiver not detected.
FPGA logic (user logic) informs the SERDES block that it will be request-
ing for a PCI Express Receiver Detection operation.
1=Enable PCI Express Receiver Detect
0 = Normal operation
1 = Request transmitter to do far-end receiver detection
0 = Normal data operation
Control transmission of electrical idle by SERDES transmitter
1 = Force SERDES transmitter to output electrical idle
0 = Normal operation
8-40
LatticeECP2M SERDES/PCS Usage Guide
Invalid During Test
> 2 us*
Description
1 if Receiver detected
0 if Receiver not detected
> 2 ns
Related parts for LFE2-20E-5FN256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-20E-5FN484C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 331 I/O DSP 1.2V -5
Manufacturer:
Lattice
Datasheet:
![LFE2-20E-5QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 331 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 402 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 193 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-5F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 402 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-5Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 131 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 131 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-6FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-672
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5FN484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-7FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: