TMPR4937XBG-300 Toshiba, TMPR4937XBG-300 Datasheet - Page 338

no-image

TMPR4937XBG-300

Manufacturer Part Number
TMPR4937XBG-300
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMPR4937XBG-300

Family Name
TX49
Device Core Size
64b
Frequency (max)
300MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.5V
Operating Supply Voltage (max)
1.6V
Operating Supply Voltage (min)
1.4V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
BGA
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMPR4937XBG-300
Manufacturer:
TOSHIBA
Quantity:
16 845
Part Number:
TMPR4937XBG-300
Manufacturer:
DSP
Quantity:
81
63:39
35:8
Bit
7:1
38
37
36
63
47
31
15
10.4.49 P2G I/O Space G-Bus Base Address Register (P2GIOGBASE)
Mnemonic
P2GIOEN
BA[35:8]
BSWAP
EXFER
Reserved
I/O Space Enable Target I/O Space Enable (Default: 0x0) Controls whether the I/O Space for
Byte Swap
Endian Transfer
Memory Space
Base Address 2
Reserved
Field Name
BA[15:8]
0x00
R/W
Figure 10.4.47 P2G I/O Space G-Bus Base Address Register
Reserved
target access is valid or invalid.
When this bit is set to invalid, Writes to the I/O Space Base Address
Register of the PCI Configuration Register become invalid. Also, “0” is
returned to Reads as a response.
1: Validates I/O Space for target access.
0: Invalidates I/O Space for target access.
Byte Swap Disable
(Default: Little Endian Mode: 0x1; Big Endian Mode: 0x0) Sets the byte
swapping of the I/O Space for target access.
1: Do not perform byte swapping.
0: Perform byte swapping.
Please use the default state in most situations. If this bit is changed to “1”
when in the Big Endian Mode, the byte order of transfer to the I/O Space
through DWORD (32-bit) access will not change.
Endian Transfer
(Default: Little Endian Mode: 0x0; Big Endian Mode: 0x1) Sets the Endian
Transfer of the I/O Space for target access.
1: Performs Endian Transfer.
0: Does not perform Endian Transfer.
Please use the default state.
Base Address 2 (Default: 0x000)
Sets the G-Bus base bus address of the I/O Space for target access. Can
set the base address in 256-byte units.
BA[31:16]
Reserved
8
0x0000
R/W
10-80
39
7
P2GIOEN
R/W
0x0
38
Description
BSWAP
0x0/0x1 0x1/0x0
R/W
37
Chapter 10 PCI Controller
EXFER
R/W
36
Reserved
35
BA[35:32]
R/W
0x0
0xD198
Read/Write
R/W
R/W
R/W
R/W
48
32
16
0
: Type
: Initial value
: Type
: Initial value
: Type
: Initial value
: Type
: Initial value

Related parts for TMPR4937XBG-300