adsp-21478 Analog Devices, Inc., adsp-21478 Datasheet - Page 21

• Manufacturer Part Number: adsp-21478
• Description: Sharc Processor
• Manufacturer: Analog Devices, Inc.

Preliminary Technical Data
PACKAGE INFORMATION
The information presented in
the package branding for the ADSP-2147x processors. For a
complete listing of product availability, see
Page
Table 11. Package Brand Information
1
ESD SENSITIVITY
MAXIMUM POWER DISSIPATION
See Engineer-to-Engineer Note “Estimating Power Dissipation
for ADSP-2147x SHARC Processors” for detailed thermal and
power information regarding maximum power dissipation. For
information on package thermal specifications, see
Characteristics on Page
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in
nent damage to the device. These are stress ratings only;
functional operation of the device at these or any other condi-
tions greater than those indicated in the operational sections of
Brand Key
t
pp
Z
cc
vvvvvv.x
n.n
#
yyww
Non Automotive only. For branding information specific to Automotive
products, contact Analog Devices Inc.
69.
ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge
without detection. Although this product features
patented or proprietary protection circuitry, damage
may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to
avoid performance degradation or loss of functionality.
Figure 4. Typical Package Brand
62.
#yyww country_of_origin
Field Description
Temperature Range
Package Type
RoHS Compliant Option
See Ordering Guide
Assembly Lot Code
Silicon Revision
RoHS Compliant Designation
Date Code
Figure 4
ADSP-2147x
vvvvvv.x n.n
tppZ-cc
Table 12
provides details about
1
Ordering Guide on
may cause perma-
Rev. PrB | Page 21 of 70 | March 2010
Thermal
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
Table 12. Absolute Maximum Ratings
TIMING SPECIFICATIONS
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 51 on page 61
ence levels.
Switching Characteristics specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Core Clock Requirements
The processor’s internal clock (a multiple of CLKIN) provides
the clock signal for timing internal memory, processor core, and
serial ports. During reset, program the ratio between the proces-
sor’s internal clock frequency and external (CLKIN) clock
frequency with the CLK_CFG1–0 pins.
The processor’s internal clock switches at higher frequencies
than the system input clock (CLKIN). To generate the internal
clock, the processor uses an internal phase-locked loop (PLL,
see
between the system clock (CLKIN) signal and the processor’s
internal clock.
Voltage Controlled Oscillator
In application designs, the PLL multiplier value should be
selected in such a way that the VCO frequency never exceeds
f
Parameter
Internal (Core) Supply Voltage (V
Analog (PLL) Supply Voltage (V
External (I/O) Supply Voltage (V
Thermal Diode Supply Voltage (V
Input Voltage
Output Voltage Swing
Storage Temperature Range
Junction Temperature While Biased
VCO
Figure
specified in
ADSP-21478/ADSP-21479
5). This PLL-based clocking minimizes the skew
Table
under
15.
Test Conditions
DD
DD
DD
_
_
DD
A
EXT
_
)
_
INT
THD
)
) –0.3 V to +1.32V
) –0.3 V to +4.6 V
–65°C to +150°C
Rating
–0.3 V to +1.15V
–0.3 V to +4.6V
–0.5 V to +3.8V
–0.5 V to V
125°C
for voltage refer-
DD
_
EXT
+0.5V