at91sam9263 ATMEL Corporation, at91sam9263 Datasheet - Page 318

• Manufacturer Part Number: at91sam9263
• Description: At91 Arm Thumb Microcontrollers
• Manufacturer: ATMEL Corporation

24.4.12
Name: DMAC_StatusTfr, DMAC_StatusBlock, DMAC_StatusSrcTran, DMAC_StatusDstTran, DMAC_StatusErr
Access: Read
Reset: 0x0
The address offset are
DMAC_StatusTfr: 0x2e8
DMAC_StatusBlock: 0x2f0
DMAC_StatusSrcTran: 0x2f8
DMAC_StatusDstTran: 0x300
DMAC_StatusErr: 0x308
• STATUS[1:0]
All interrupt events from all channels are stored in these Interrupt Status Registers after masking: DMAC_StatusTfr,
DMAC_StatusBlock, DMAC_StatusSrcTran, DMAC_StatusDstTran, DMAC_StatusErr. Each Interrupt Status register has a
bit allocated per channel, for example, DMAC_StatusTfr[2] is Channel 2’s status transfer complete interrupt.The contents
of these registers are used to generate the interrupt signals leaving the DMAC.
6249D–ATARM–20-Dec-07
31
23
15
–
–
–
7
–
Interrupt Status Registers
30
22
14
–
–
–
6
–
29
21
13
–
–
–
5
–
28
20
12
–
–
–
4
–
27
19
11
–
–
–
3
–
AT91SAM9263 Preliminary
26
18
10
–
–
–
2
–
STATUS1
25
17
–
–
9
–
1
STATUS0
24
16
–
–
8
–
0
318