cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 116

no-image

cx82100

Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Quantity:
216
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
50
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
Figure 7-8. A Circuit for Dividing by G(x)
7-18
X
0
X
0
X
1
X
1
X
2
X
2
X
3
X
4
G(X) = X
Conexant Proprietary and Confidential Information
X
Imperfect Address Filtering
The HNP system can store 512 bits serving as hash bucket heads to support
"multicasting". The purpose of multicasting is to allow a group of nodes in a network to
receive the same message. Each node can maintain a list of multicast addresses that it will
respond to.
The multicast address filtering in the HNP system is a hardware-assisted hashing
mechanism. It can reduce the amount of CPU time required to determine whether or not
the incoming frame, with a multicast destination address, will be accepted.
For a given list of multicast addresses that the HNP system will respond to, the HNP
software first maps each multicast address into one of the 512 hash bits using the same
cyclic redundancy check (CRC) algorithm specified in the 802.3 standard. The CRC is
the 32-bit remainder of dividing a message polynomial (specified in the 802.3 standard)
by the generating polynomial G(x) =
X
division circuit for G(X) using a 32-bit linear feedback shift register. The message bits
are shifted in from the left one bit at a time according to the ascending order of X in the
polynomial representation of message bits. After all bits are shifted in, the remainder is
generated and stored in the register.
4
The same CRC algorithm will be used to map each multicast address into one of the 512
hash bits organized as a 32x16 hash table. The table is seen by the software as the lower
16 bits of the first 32 entries of the setup frame. Each 6-byte multicast address that the
node will respond to is fed into the CRC algorithm to generate a 32-bit CRC value. The
most significant 9 bits of the result is used as an index into a 32x16-bit hash table. The
upper 5 bits are used to identify the row of the table and the lower 4 bits are used to point
to the bit position of the selected row. The selected bit position will be turned on (set to
binary 1) by the software.
X
5
32
+X
X
CX82100 Home Network Processor Data Sheet
5
32
X
26
6
X
+X
+X
7
26
23
+X
X
+X
7
X
8
23
22
+X
+X
X
8
X
22
X
9
16
+X
10
+X
16
X
+X
12
10
X
11
+X
12
+X
11
X
11
X
+X
12
11
+X
10
X
+X
12
10
+X
...
8
+X
X
8
X
15
+X
16
7
+X
7
+X
X
16
5
+X
5
+X
...
4
+X
4
+X
X
X
21
2
22
2
+X+1. Figure 7-8 shows a
+X+1
X
X
22
23
X
23
..
X
X
25
26
X
26
...
101545_035
101306C
X
X
31
32

Related parts for cx82100