MC68HC08AZ60ACFU MOTOROLA [Motorola, Inc], MC68HC08AZ60ACFU Datasheet - Page 152

no-image

MC68HC08AZ60ACFU

Manufacturer Part Number
MC68HC08AZ60ACFU
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
Clock Generator Module (CGM)
9.5.4 Analog Power Pin (V
9.5.5 Oscillator Enable Signal (SIMOSCEN)
9.5.6 Crystal Output Frequency Signal (CGMXCLK)
9.5.7 CGM Base Clock Output (CGMOUT)
9.5.8 CGM CPU Interrupt (CGMINT)
Advance Information
152
NOTE:
V
V
Route V
capacitors as close as possible to the package.
The SIMOSCEN signal enables the oscillator and PLL.
CGMXCLK is the crystal oscillator output signal. It runs at the full speed
of the crystal (f
circuit.
and OSC2 and may not represent the actual circuitry. The duty cycle of
CGMXCLK is unknown and may depend on the crystal and other
external factors. Also, the frequency and amplitude of CGMXCLK can be
unstable at startup.
CGMOUT is the clock output of the CGM. This signal is used to generate
the MCU clocks. CGMOUT is a 50% duty cycle clock running at twice the
bus frequency. CGMOUT is software programmable to be either the
oscillator output, CGMXCLK, divided by two or the VCO clock,
CGMVCLK, divided by two.
CGMINT is the CPU interrupt signal generated by the PLL lock detector.
DDA
DDA
DDA
is a power pin used by the analog portions of the PLL. Connect the
pin to the same voltage potential as the V
Figure 9-3
DDA
)
Clock Generator Module (CGM)
carefully for maximum noise immunity and place bypass
CGMXCLK
shows only the logical relation of CGMXCLK to OSC1
) and comes directly from the crystal oscillator
MC68HC08AZ60A — Rev 0.0
DD
pin.
MOTOROLA

Related parts for MC68HC08AZ60ACFU