MC68HC08AZ60ACFU MOTOROLA [Motorola, Inc], MC68HC08AZ60ACFU Datasheet - Page 427

no-image

MC68HC08AZ60ACFU

Manufacturer Part Number
MC68HC08AZ60ACFU
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
MC68HC08AZ60A — Rev 0.0
MOTOROLA
NOTE:
MSxA — Mode Select Bit A
Before changing a channel function by writing to the MSxB or MSxA bit,
set the TSTOP and TRST bits in the TIMA status and control register
(TASC).
ELSxB and ELSxA — Edge/Level Select Bits
When ELSxB:A
operation or unbuffered output compare/PWM operation. See
23-2.
When ELSxB:A = 00, this read/write bit selects the initial output level
of the TACHx pin once PWM, output compare mode or input capture
mode is enabled. See
When channel x is an input capture channel, these read/write bits
control the active edge-sensing logic on channel x.
When channel x is an output compare channel, ELSxB and ELSxA
control the channel x output behavior when an output compare
occurs.
When ELSxB and ELSxA are both clear, channel x is not connected
to port E or port F and pin PTEx/TACHx or pin PTFx/TACHx is
available as a general-purpose I/O pin. However, channel x is at a
state determined by these bits and becomes transparent to the
respective pin when PWM, input capture mode or output compare
operation mode is enabled.
ELSxA work. Reset clears the ELSxB and ELSxA bits.
1 = Unbuffered output compare/PWM operation
0 = Input capture operation
1 = Initial output level low
0 = Initial output level high
Timer Interface Module A (TIMA)
00, this read/write bit selects either input capture
Table
Table 23-2
23-2. Reset clears the MSxA bit.
shows how ELSxB and
Timer Interface Module A (TIMA)
Advance Information
I/O Registers
Table
427

Related parts for MC68HC08AZ60ACFU