S912XET256J2VAGR Freescale Semiconductor, S912XET256J2VAGR Datasheet - Page 65

no-image

S912XET256J2VAGR

Manufacturer Part Number
S912XET256J2VAGR
Description
16-bit Microcontrollers - MCU Watchdog OSC/Timer -40 C to + 105 C HCS12X MCU SPI
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XET256J2VAGR

Core
HCS12X
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
256 KB
Data Ram Size
16 KB
On-chip Adc
Yes
Package / Case
LQFP
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
24
Interface Type
CAN, SCI, SPI
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
119
Number Of Timers
25
Program Memory Type
Flash
Supply Voltage - Max
1.98 V, 2.9 V, 5.5 V
Supply Voltage - Min
1.72 V, 2.7 V, 3.13 V
interrupt is level sensitive and active low. As XIRQ is level sensitive, while this pin is low the MCU will
not enter STOP mode.
1.2.3.20
PF7 is a general-purpose input or output pin. It can be configured as the transmit pin TXD of serial
communication interface 3 (SCI3).
1.2.3.21
PF6 is a general-purpose input or output pin. It can be configured as the transmit pin RXD of serial
communication interface 3 (SCI3).
1.2.3.22
PF5 is a general-purpose input or output pin. It can be configured as the serial clock pin SCL of the IIC0
module.
1.2.3.23
PF4 is a general-purpose input or output pin. It can be configured as the serial data pin SDA of the IIC0
module.
1.2.3.24
PF[3:0] are a general-purpose input or output pins. They can be configured as chip select outputs [3:0].
1.2.3.25
PH7 is a general-purpose input or output pin. It can be configured as a keypad wakeup input. It can be
configured as slave select pin SS of the serial peripheral interface 2 (SPI2). It can be configured as the
transmit pin TXD of serial communication interface 5 (SCI5).
1.2.3.26
PH6 is a general-purpose input or output pin. It can be configured as a keypad wakeup input. It can be
configured as serial clock pin SCK of the serial peripheral interface 2 (SPI2). It can be configured as the
receive pin (RXD) of serial communication interface 5 (SCI5).
1.2.3.27
PH5 is a general-purpose input or output pin. It can be configured as a keypad wakeup input. It can be
configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the
serial peripheral interface 2 (SPI2). It can be configured as the transmit pin TXD of serial communication
interface 4 (SCI4).
Freescale Semiconductor
PF7 / TXD3 — Port F I/O Pin 7
PF6 / RXD3 — Port F I/O Pin 6
PF5 / SCL0 — Port F I/O Pin 5
PF4 / SDA0 — Port F I/O Pin 4
PF[3:0] / CS[3:0] — Port F I/O Pins 3 to 0
PH7 / KWH7 / SS2 / TXD5 — Port H I/O Pin 7
PH6 / KWH6 / SCK2 / RXD5 — Port H I/O Pin 6
PH5 / KWH5 / MOSI2 / TXD4 — Port H I/O Pin 5
MC9S12XE-Family Reference Manual Rev. 1.25
Chapter 1 Device Overview MC9S12XE-Family
65

Related parts for S912XET256J2VAGR