XC3S250E-4TQG144C Xilinx Inc, XC3S250E-4TQG144C Datasheet - Page 144

IC SPARTAN-3E FPGA 250K 144TQFP

XC3S250E-4TQG144C

Manufacturer Part Number
XC3S250E-4TQG144C
Description
IC SPARTAN-3E FPGA 250K 144TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-4TQG144C

Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Total Ram Bits
221184
Number Of I /o
108
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
For Use With
813-1009 - MODULE USB-TO-FPGA TOOL W/MANUAL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1524

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX
Quantity:
2 000
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX
Quantity:
2 400
Part Number:
XC3S250E-4TQG144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX
Quantity:
5 000
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX
Quantity:
5 000
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4TQG144C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S250E-4TQG144CS1
Manufacturer:
XILINX
0
Part Number:
XC3S250E-4TQG144CS1
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
DC and Switching Characteristics
Table 105: Switching Characteristics for the DLL
144
Output Frequency Ranges
CLKOUT_FREQ_CLK0
CLKOUT_FREQ_CLK90
CLKOUT_FREQ_2X
CLKOUT_FREQ_DV
Output Clock Jitter
CLKOUT_PER_JITT_0
CLKOUT_PER_JITT_90
CLKOUT_PER_JITT_180
CLKOUT_PER_JITT_270
CLKOUT_PER_JITT_2X
CLKOUT_PER_JITT_DV1
CLKOUT_PER_JITT_DV2
Duty Cycle
CLKOUT_DUTY_CYCLE_DLL Duty cycle variation for the CLK0, CLK90, CLK180,
Symbol
(4)
(2,3,4)
Frequency for the CLK0 and
CLK180 outputs
Frequency for the CLK90 and
CLK270 outputs
Frequency for the CLK2X and
CLK2X180 outputs
Frequency for the CLKDV output
Period jitter at the CLK0 output
Period jitter at the CLK90 output
Period jitter at the CLK180 output
Period jitter at the CLK270 output
Period jitter at the CLK2X and CLK2X180 outputs
Period jitter at the CLKDV output when performing
integer division
Period jitter at the CLKDV output when performing
non-integer division
CLK270, CLK2X, CLK2X180, and CLKDV outputs,
including the BUFGMUX and clock tree duty-cycle
distortion
Description
www.xilinx.com
Stepping 0
Stepping 1
Stepping 0
Stepping 1
Stepping 0
Stepping 1
Stepping 0
Stepping 1
XC3S1600E
XC3S1200E
XC3S1600E
XC3S1200E
XC3S1600E
XC3S1200E
XC3S1600E
XC3S1200E
XC3S100E
XC3S250E
XC3S500E
XC3S100E
XC3S250E
XC3S500E
XC3S100E
XC3S250E
XC3S500E
XC3S100E
XC3S250E
XC3S500E
Device
All
All
All
All
All
All
0.3125
Min
N/A
N/A
N/A
N/A
10
5
5
-
-
-
-
-
-
-
-
-5
DS312-3 (v3.8) August 26, 2009
±[1% of
±[1% of
±[1% of
CLKIN
CLKIN
CLKIN
period
+ 150]
period
+ 200]
period
+ 400]
±100
±150
±150
±150
±150
Max
Speed Grade
N/A
275
N/A
200
N/A
333
N/A
183
0.3125
Product Specification
Min
10
5
5
-
-
-
-
-
-
-
-
-4
±[1% of
±[1% of
±[1% of
CLKIN
period
+ 150]
CLKIN
period
+ 200]
CLKIN
period
+ 400]
±100
±150
±150
±150
±150
Max
200
240
167
200
180
311
311
133
160
90
90
60
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
ps
ps
ps
ps
ps
ps
ps
ps
R

Related parts for XC3S250E-4TQG144C