EP4CE55F23C8 Altera, EP4CE55F23C8 Datasheet - Page 222

• Manufacturer Part Number: EP4CE55F23C8
• Description: IC CYCLONE IV FPGA 55K 484FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV Er

Specifications of EP4CE55F23C8

• Number Of Logic Elements/cells: 55856
• Number Of Labs/clbs: 3491
• Total Ram Bits: 2340000
• Number Of I /o: 324
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

8–56
Cyclone IV Device Handbook, Volume 1
f
f
Reconfiguration
After the configuration data is successfully written into the serial configuration
device, the Cyclone IV device does not automatically start reconfiguration. The
intelligent host issues the PULSE_NCONFIG JTAG instruction to initialize the
reconfiguration process. During reconfiguration, the master device is reset and the
SFL design no longer exists in the Cyclone IV device and the serial configuration
device configures all the devices in the chain with the user design.
For more information about the SFL, refer to
Quartus II Software.
JTAG Instructions
For more information about the JTAG binary instruction code, refer to the
Boundary-Scan Testing for Cyclone IV Devices
I/O Reconfiguration
Use the CONFIG_IO instruction to reconfigure the I/O configuration shift register
(IOCSR) chain. This instruction allows you to perform board-level testing prior to
configuring the Cyclone IV device or waiting for a configuration device to complete
configuration. After the configuration is interrupted and JTAG testing is complete,
you must reconfigure the part through the PULSE_NCONFIG JTAG instruction or by
pulsing the nCONFIG pin low.
You can issue the CONFIG_IO instruction any time during user mode.
You must meet the following timing restrictions when using the CONFIG_IO
instruction:
■
■
■
Use the ACTIVE_DISENGAGE instruction with the CONFIG_IO instruction to
interrupt configuration.
CONFIG_IO usage scenarios.
The CONFIG_IO instruction cannot be issued when the nCONFIG pin is low
You must observe a 230 s minimum wait time after any of the following
conditions:
■
■
■
You must wait 230 s after power up, with the nCONFIG pin high before issuing
the CONFIG_IO instruction (or wait for the nSTATUS pin to go high)
nCONFIG pin goes high
Issuing the PULSE_NCONFIG instruction
Issuing the ACTIVE_ENGAGE instruction, before issuing the CONFIG_IO
instruction
Table 8–14
Chapter 8: Configuration and Remote System Upgrades in Cyclone IV Devices
lists the sequence of instructions to use for various
chapter.
AN 370: Using the Serial FlashLoader with
© December 2010 Altera Corporation
JTAG
Configuration