EP4CE55F23C8 Altera, EP4CE55F23C8 Datasheet - Page 233

• Manufacturer Part Number: EP4CE55F23C8
• Description: IC CYCLONE IV FPGA 55K 484FBGA
• Manufacturer: Altera
• Series: CYCLONE® IV Er

Specifications of EP4CE55F23C8

• Number Of Logic Elements/cells: 55856
• Number Of Labs/clbs: 3491
• Total Ram Bits: 2340000
• Number Of I /o: 324
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 8: Configuration and Remote System Upgrades in Cyclone IV Devices
Configuration
Table 8–19. Optional Configuration Pins
© December 2010 Altera Corporation
CLKUSR
INIT_DONE
DEV_OE
DEV_CLRn
Pin Name
N/A if option is on.
N/A if option is on.
N/A if option is on.
N/A if option is on.
I/O if option is off.
I/O if option is off.
I/O if option is off.
I/O if option is off.
Table 8–19
configuration pins in the Quartus II software, they are available as general-purpose
user I/O pins. Therefore, during configuration, these pins function as user I/O pins
and are tri-stated with weak pull-up resistors.
User Mode
lists the optional configuration pins. If you do not enable these optional
open-drain
Pin Type
Output
Input
Input
Input
Optional user-supplied clock input synchronizes the
initialization of one or more devices. This pin is enabled by
turning on the Enable user-supplied start-up clock (CLKUSR)
option in the Quartus II software.
In AS configuration for Cyclone IV GX devices, you can use this
pin as an external clock source to generate the DCLK by
changing the clock source option in the Quartus II software in
the Configuration tab of the Device and Pin Options dialog
box.
Status pin is used to indicate when the device has initialized and
is in user-mode. When nCONFIG is low, the INIT_DONE pin
is tri-stated and pulled high due to an external 10-k pull-up
resistor during the beginning of configuration. After the option
bit to enable INIT_DONE is programmed into the device
(during the first frame of configuration data), the INIT_DONE
pin goes low. When initialization is complete, the INIT_DONE
pin is released and pulled high and the device enters user
mode. Thus, the monitoring circuitry must be able to detect a
low-to-high transition. This pin is enabled by turning on the
Enable INIT_DONE output option in the Quartus II software.
The functionality of this pin changes if the Enable OCT_DONE
option is enabled in the Quartus II software. This option
controls whether the INIT_DONE signal is gated by the
OCT_DONE signal, which indicates the power-up on-chip
termination (OCT) calibration is complete. If this option is
turned off, the INIT_DONE signal is not gated by the
OCT_DONE signal.
Optional pin that allows you to override all tri-states on the
device. When this pin is driven low, all I/O pins are tri-stated;
when this pin is driven high, all I/O pins behave as
programmed. This pin is enabled by turning on the Enable
device-wide output enable (DEV_OE) option in the Quartus II
software.
Optional pin that allows you to override all clears on all device
registers. When this pin is driven low, all registers are cleared;
when this pin is driven high, all registers behave as
programmed. You can enable this pin by turning on the Enable
device-wide reset (DEV_CLRn) option in the Quartus II
software.
Description
Cyclone IV Device Handbook, Volume 1
8–67