EP4CE55F23C8 Altera, EP4CE55F23C8 Datasheet - Page 261

no-image

EP4CE55F23C8

Manufacturer Part Number
EP4CE55F23C8
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE55F23C8

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE55F23C8
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP4CE55F23C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C8L
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA
Quantity:
364
Part Number:
EP4CE55F23C8LN
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
852
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP4CE55F23C8N
0
Chapter 10: JTAG Boundary-Scan Testing for Cyclone IV Devices
I/O Voltage Support in a JTAG Chain
EXTEST_PULSE
EXTEST_TRAIN
I/O Voltage Support in a JTAG Chain
© February 2010 Altera Corporation
1
1
The instruction code for EXTEST_PULSE is 0010001111. The EXTEST_PULSE
instruction generates three output transitions:
The instruction code for EXTEST_TRAIN is 0001001111. The EXTEST_TRAIN
instruction behaves the same as the EXTEST_PULSE instruction with one exception.
The output continues to toggle on the TCK falling edge as long as the test access port
(TAP) controller is in the RUN_TEST/IDLE state.
These two instruction codes are only supported in post-configuration mode for
Cyclone IV GX devices.
A Cyclone IV device operating in BST mode uses four required pins: TDI, TDO, TMS,
and TCK. The TDO output pin and all JTAG input pins are powered by the V
supply of I/O Banks (I/O Bank 9 for Cyclone IV GX devices and I/O Bank 1 for
Cyclone IV E devices).
A JTAG chain can contain several different devices. However, you must use caution if
the chain contains devices that have different V
the TDO pin must meet the specification of the TDI pin it drives. For example, a device
with a 3.3-V TDO pin can drive a device with a 5.0-V TDI pin because 3.3 V meets the
minimum TTL-level V
For multiple devices in a JTAG chain with the 3.0-V/3.3-V I/O standard, you must
connect a 25- series resistor on a TDO pin driving a TDI pin.
You can also interface the TDI and TDO lines of the devices that have different V
levels by inserting a level shifter between the devices. If possible, the JTAG chain
should have a device with a higher V
V
level acceptable to the JTAG tester.
CCIO
Driver drives data on the falling edge of TCK in UPDATE_IR/DR.
Driver drives inverted data on the falling edge of TCK after entering the
RUN_TEST/IDLE state.
Driver drives data on the falling edge of TCK after leaving the RUN_TEST/IDLE
state.
level. This way, a level shifter may be required only to shift the TDO level to a
IH
for the 5.0-V TDI pin.
CCIO
level driving a device with an equal or lower
CCIO
levels. The output voltage level of
Cyclone IV Device Handbook, Volume 1
CCIO
power
CCIO
10–5

Related parts for EP4CE55F23C8