MCZ33905S5EK Freescale Semiconductor, MCZ33905S5EK Datasheet - Page 37

no-image

MCZ33905S5EK

Manufacturer Part Number
MCZ33905S5EK
Description
IC SYSTEM BASIS CHIP GEN2 32SOIC
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MCZ33905S5EK

Applications
System Basis Chip
Interface
CAN, LIN
Voltage - Supply
5.5 V ~ 27 V
Package / Case
32-SOIC (7.5mm Width) Exposed Pad, 32-eSOIC, 32-HSOIC
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCZ33905S5EK
Manufacturer:
FREESCALE
Quantity:
39 800
Part Number:
MCZ33905S5EK
Manufacturer:
FREESCALE
Quantity:
39 800
Part Number:
MCZ33905S5EK
Manufacturer:
FREE
Quantity:
1 000
Part Number:
MCZ33905S5EK
Manufacturer:
FREE
Quantity:
20 000
“SECURED SPI” DESCRIPTION:
on MISO an unpredictable “random code”. Software must
perform a logical change on the code and return it to the
device with the new SPI command to perform the desired
action.
secured procedure and can be read back at any time.
following transitions:
IN NORMAL REQUEST MODE
watchdog configuration before the end of the normal request
time out period. This period is reset to a long (256 ms) after
power on and when BATFAIL is set.
out period which can be used after wake-up from LP V
mode.
256 ms, in order to allow for a complete software initialization,
similar to a device power up.
“timeout” only and can be triggered/served any time within
the period.
WATCHDOG TYPE SELECTION
done after device power up and when the BATFAIL flag is
set. W/D configuration is done via the SPI. Then, the W/D
mode selection content is locked and can be changed only
via a secured SPI procedure.
Window Watchdog Operation
The watchdog period selection can be kept (SPI is selectable
in INIT mode), while the device enters into Low Power V
ON mode. The watchdog period is reset to the default long
period after BATFAIL.
A refresh must be done in the open window of the period,
which starts at 50% of the selected period and ends at the
end of the period.
Analog Integrated Circuit Device Data
Freescale Semiconductor
A request is done by a SPI command, the device provide
The “random code” is different at every exercise of the
The secured SPI uses the Special MODE register for the
- from Normal mode to INT mode
In Normal Request mode, the device expects to receive a
The device can be configured to a different (shorter) time
After a software watchdog reset, the value is restored to
In Normal Request mode the watchdog operation is
Three types of W/D operation can be used:
- Window watchdog (default)
- Timeout operation
- Advanced
The selection of W/D is performed in INIT mode. This is
The window watchdog is available in Normal mode only.
The period and the refresh of watchdog is done by the SPI.
WATCHDOG OPERATION
MODE CHANGE
DD
DD
on
watchdog” is selected.
CHANGING OF DEVICE CRITICAL PARAMETERS
device power on only, while the batfail flag is set in the INIT
mode. If a change is required while device is no longer in INIT
mode, device must be set back in INIT mode using the “SPI
secure” procedure.
before end of period, a reset has occurred. The device enters
into Reset mode.
Watchdog in Debug Mode
pin), the watchdog continues to operate but does not affect
the device operation by asserting a reset. For the user,
operation appears without the watchdog.
watchdog period starts at the end of the SPI command.
10 V), the device enters into Reset mode.
Watchdog in Flash Mode
a long timeout period. Watchdog is timeout only and an INT
pulse can be generated at 50% of the time window.
Advance Watchdog Operation
the refresh of the watchdog must be done using a random
number and with 1, 2, or 4 SPI commands. The number for
the SPI command is selected in INIT mode.
and then must return the random byte inverted to clear the
watchdog. The random byte write can be performed in 1, 2,
or 4 different SPI commands.
once.
include four of the eight bits of the inverted random byte. The
second command must include the next four bits. This
complete the watchdog refresh.
must include two of the eight bits of the inverted random byte.
The second command must include the next two bits, the 3rd
command the next two, and the last command, the last two.
This complete the watchdog refresh.
- from Normal mode to Flash mode
- from Normal mode to Reset mode (reset request).
“Random code” is also used when the “advance
Some critical parameters are configured one time at
If the watchdog is triggered before 50%, or not triggered
When the device is in Debug mode (entered via the DBG
When debug is left by software (SPI mode reg) the
When debug mode is left by hardware (DBG pin below 8-
During Flash mode operation, the watchdog can be set to
When the Advance watchdog is selected (at INIT mode),
The software must read a random byte from the device,
If one command is selected, all eight bits are written at
If two commands are selected, first write command must
If four commands are selected, the first write command
FUNCTIONAL DEVICE OPERATION
MODE CHANGE
33903/4/5
37

Related parts for MCZ33905S5EK