ISP1761ET NXP Semiconductors, ISP1761ET Datasheet - Page 157

• Manufacturer Part Number: ISP1761ET
• Description: USB Interface IC USB 2.0 HS OTG HOST
• Manufacturer: NXP Semiconductors

Specifications of ISP1761ET

• Operating Supply Voltage: 1.65 V to 3.6 V
• Lead Free Status / Rohs Status: Details
• Other names: ISP1761ET,557

NXP Semiconductors
23. Tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10. HCIVERSION - Host Controller Interface
Table 11. HCSPARAMS - Host Controller Structural
Table 12. HCSPARAMS - Host Controller Structural
Table 13. HCCPARAMS - Host Controller Capability
Table 14. HCCPARAMS - Host Controller Capability
Table 15. USBCMD - USB Command register (address
Table 16. USBCMD - USB Command register (address
Table 17. USBSTS - USB Status register (address
Table 18. USBSTS - USB Status register (address
Table 19. FRINDEX - Frame Index register (address:
Table 20. FRINDEX - Frame Index register (address:
Table 21. CONFIGFLAG - Configure Flag register
Table 22. CONFIGFLAG - Configure Flag register
Table 23. PORTSC1 - Port Status and Control 1 register
Table 24. PORTSC1 - Port Status and Control 1 register
Table 25. ISO PTD Done Map register (address 0130h) bit
ISP1761_4
Product data sheet
Ordering information . . . . . . . . . . . . . . . . . . . . .4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .7
Port connection scenarios . . . . . . . . . . . . . . . .16
Memory address . . . . . . . . . . . . . . . . . . . . . . .18
Using the IRQ Mask AND or IRQ Mask OR
registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
Hybrid mode . . . . . . . . . . . . . . . . . . . . . . . . . .28
Pin status during hybrid mode . . . . . . . . . . . . .29
Host Controller-specific register overview . . . .32
CAPLENGTH - Capability Length register
(address 0000h) bit description . . . . . . . . . . . .33
Version Number register (address 0002h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Parameters register (address 0004h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Parameters register (address 0004h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Parameters register (address 0008h) bit
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Parameters register (address 0008h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
0020h) bit allocation . . . . . . . . . . . . . . . . . . . . .36
0020h) bit description . . . . . . . . . . . . . . . . . . .36
0024h) bit allocation . . . . . . . . . . . . . . . . . . . . .36
0024h) bit description . . . . . . . . . . . . . . . . . . .37
002Ch) bit allocation . . . . . . . . . . . . . . . . . . . .37
002Ch) bit description . . . . . . . . . . . . . . . . . . .38
(address 0060h) bit allocation . . . . . . . . . . . . .38
(address 0060h) bit description . . . . . . . . . . . .39
(address 0064h) bit allocation . . . . . . . . . . . . .39
(address 0064h) bit description . . . . . . . . . . . .40
description . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Rev. 04 — 5 March 2007
Table 26. ISO PTD Skip Map register (address 0134h)
Table 27. ISO PTD Last PTD register (address 0138h)
Table 28. INT PTD Done Map register (address 0140h)
Table 29. INT PTD Skip Map register (address 0144h)
Table 30. INT PTD Last PTD register (address 0148h)
Table 31. ATL PTD Done Map register (address 0150h)
Table 32. ATL PTD Skip Map register (address 0154h)
Table 33. ATL PTD Last PTD register (address 0158h)
Table 34. HW Mode Control - Hardware Mode Control
Table 35. HW Mode Control - Hardware Mode Control
Table 36. HcChipID - Host Controller Chip Identifier
Table 37. HcScratch - Host Controller Scratch
Table 38. SW Reset - Software Reset register
Table 39. SW Reset - Software Reset register
Table 40. HcDMAConfiguration - Host Controller
Table 41. HcDMAConfiguration - Host Controller
Table 42. HcBufferStatus - Host Controller Buffer
Table 43. HcBufferStatus - Host Controller Buffer
Table 44. ATL Done Timeout register (address 0338h)
Table 45. Memory register (address 033Ch) bit
Table 46. Memory register (address 033Ch) bit
Table 47. Edge Interrupt Count register (address 0340h)
Table 48. Edge Interrupt Count register (address 0340h)
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 41
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 41
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 41
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 42
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 42
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 42
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 42
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 43
register (address 0300h) bit allocation . . . . . . 43
register (address 0300h) bit description . . . . . 44
register (address 0304h) bit description . . . . . 45
register (address 0308h) bit description . . . . . 45
(address 030Ch) bit allocation . . . . . . . . . . . . 45
(address 030Ch) bit description . . . . . . . . . . . 46
Direct Memory Access Configuration
register (address 0330h) bit allocation . . . . . . 46
Direct Memory Access Configuration
register (address 0330h) bit description . . . . . 47
Status register (address 0334h) bit allocation . 47
Status register (address 0334h) bit
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
bit description . . . . . . . . . . . . . . . . . . . . . . . . . 48
allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Hi-Speed USB OTG controller
© NXP B.V. 2007. All rights reserved.
ISP1761
continued >>
157 of 163