ATtiny20 Atmel Corporation, ATtiny20 Datasheet - Page 153

no-image

ATtiny20

Manufacturer Part Number
ATtiny20
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny20

Flash (kbytes)
2 Kbytes
Pin Count
14
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
5
Hardware Qtouch Acquisition
Yes
Max I/o Pins
12
Ext Interrupts
12
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.12
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
3
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny20-CCU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny20-CCUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny20-MMHR
Manufacturer:
ATMEL
Quantity:
20 000
Part Number:
ATtiny20-SSU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny20-XU
Manufacturer:
Atmel
Quantity:
904
18.3.1
18.3.2
18.3.3
8235B–AVR–04/11
Enabling
Disabling
Frame Format
The TPI is accessed via three pins, as follows:
In addition, the V
device.
The following sequence enables the Tiny Programming Interface:
See
Figure 18-2. Sequence for enabling the Tiny Programming Interface
Provided that the NVM enable bit has been cleared, the TPI is automatically disabled if the
RESET pin is released to inactive high state or, alternatively, if V
RESET pin.
If the NVM enable bit is not cleared a power down is required to exit TPI programming mode.
See NVMEN bit in
The TPI physical layer supports a fixed frame format. A frame consists of one character, eight
bits in length, and one start bit, a parity bit and two stop bits. Data is transferred with the least
significant bit first.
RESET
TPICLK
TPIDATA
• Apply 5V between V
• Depending on the method of reset to be used:
• Wait t
• Keep the TPIDATA pin high for 16 TPICLK cycles
Figure 18-2
– Either: wait t
– Or: if the RSTDISBL configuration bit has been programmed, apply 12V to the
RESET:
TPICLK:
TPIDATA:
This will reset the device and enable the TPI physical layer. The RESET pin must
then be kept low for the entire programming session
RESET pin. The RESET pin must be kept at 12V for the entire programming session
RST
(see
CC
for guidance.
Table 20-4 on page
“TPISR – Tiny Programming Interface Status Register” on page
and GND pins must be connected between the external programmer and the
TOUT
Tiny Programming Interface enable input
Tiny Programming Interface clock input
Tiny Programming Interface data input/output
t
CC
RST
(see
and GND
Table 20-4 on page
175)
175) and then set the RESET pin low.
16 x TPICLK CYCLES
HV
is no longer applied to the
ATtiny20
162.
153

Related parts for ATtiny20