XC2S50 Xilinx, Inc., XC2S50 Datasheet - Page 61

no-image

XC2S50

Manufacturer Part Number
XC2S50
Description
Spartan-II 2.5V FPGA Family
Manufacturer
Xilinx, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S50
Manufacturer:
XILINX
Quantity:
10
Part Number:
XC2S50
Manufacturer:
XILINX
0
Part Number:
XC2S50 FG256 5C
Quantity:
13
Part Number:
XC2S50 PQ208
Manufacturer:
XILINX
0
Part Number:
XC2S50 PQ208 5C
Manufacturer:
XILINX
Quantity:
30
Part Number:
XC2S50 PQ208 5C
Manufacturer:
XILINX
0
Part Number:
XC2S50 TQ144
Manufacturer:
XILINX
0
Part Number:
XC2S50-10FG256C
Manufacturer:
XILINX
0
Part Number:
XC2S50-4FG256C
Manufacturer:
XILINX
Quantity:
528
Part Number:
XC2S50-4FG256C
Manufacturer:
XILINX
Quantity:
10
Spartan-II 2.5V FPGA Family: DC and Switching Characteristics
IOB Output Switching Characteristics
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
the delays with the values shown in
Notes:
1.
2.
Module 3 of 4
8
Propagation Delays
3-state Delays
Sequential Delays
Setup/Hold Times with Respect to Clock CLK
Set/Reset Delays
T
T
IOOCK
IOTCK
Three-state turn-off delays should not be adjusted.
A zero hold time listing indicates no hold time or a negative hold time.
T
T
T
T
T
T
T
T
T
T
T
T
Symbol
T
T
T
IOOCECK
IOSRCKO
IOTCECK
IOSRCKT
T
T
T
IOCKOCE
IOCKOSR
T
T
IOTLPON
IOCKTCE
IOCKTSR
IOTLPHZ
T
IOCKON
IOSRON
IOGSRQ
IOCKHZ
IOSRHZ
T
IOOLP
IOTON
IOCKP
IOSRP
IOTHZ
IOOP
GTS
/ T
/ T
IOCKT
IOCKO
/
/
/
/
O input to pad
O input to pad via transparent latch
T input to pad high-impedance
T input to valid data on pad
T input to pad high impedance via transparent latch
T input to valid data on pad via transparent latch
GTS to pad high impedance
Clock CLK to pad
Clock CLK to pad high impedance (synchronous)
Clock CLK to valid data on pad (synchronous)
O input
OCE input
SR input (OFF)
3-state setup times, T input
3-state setup times, TCE input
3-state setup times, SR input (TFF)
SR input to pad (asynchronous)
SR input to pad high impedance (asynchronous)
SR input to valid data on pad (asynchronous)
GSR to pad
IOB Output Delay Adjustments for Different Standards, page
Description
(1)
(2)
(1)
www.xilinx.com
1-800-255-7778
(1)
(1)
(1)
0.9 / 0.01
1.1 / 0
1.2 / 0
0.8 / 0
1.0 / 0
1.1 / 0
Min
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-6
Speed Grade
Max
2.9
3.4
2.0
3.0
2.5
3.5
5.0
2.9
2.3
3.3
3.7
3.1
4.1
9.9
DS001-3 (v2.7) September 3, 2003
-
-
-
-
-
-
0.9 / 0.01
1.3 / 0
1.3 / 0
0.9 / 0
1.0 / 0
1.2 / 0
Min
9.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Product Specification
-5
Max
11.7
4.2
4.0
3.4
4.0
2.3
3.6
2.9
5.9
3.4
2.7
4.4
3.7
4.9
-
-
-
-
-
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC2S50