uja1061 NXP Semiconductors, uja1061 Datasheet - Page 24

no-image

uja1061

Manufacturer Part Number
uja1061
Description
Low Speed Can/lin System Basis Chip
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
uja1061/3V3
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uja1061/5V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uja1061/5VO
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uja1061TW/3V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uja1061TW/5V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uja1061TW/5V0/C/T
Manufacturer:
NXP
Quantity:
8 000
NXP Semiconductors
UJA1061_5
Product data sheet
Fig 11. States of the RTLIN pin
6.8.6.1 TXDL dominant clamping
6.8.6.2 LIN dominant clamping
6.8.4 LIN slope control
6.8.5 LIN driver capability
6.8.6 Bus and TXDL failure detection
supplied directly
RTLIN = ON
out of BAT42
mode change to Active mode
The LSC bit in the Physical Layer Control register offers a choice between two LIN slope
times, allowing communication up to 20 kbit/s (normal) or up to 10.4 kbit/s (low slope).
Setting the LDC bit in the Physical Layer Control register will increase the driver capability
of the LIN output stage. This feature is used in auto-addressing systems, where the
standard LIN 2.0 drive capability is insufficient.
The SBC handles and reports the following LIN-bus related failures:
These failure events force an interrupt to the microcontroller whenever the status changes
and the corresponding interrupt is enabled.
If the TXDL pin is clamped dominant for longer than t
disabled. After the TXDL pin becomes recessive the transmitter is reactivated
automatically when detecting bus activity or manually by setting and clearing the LTC bit.
When the LIN-bus is clamped dominant for longer than t
t
TXDL(dom)(dis)
LIN-bus shorted to ground
LIN-bus shorted to V
TXDL clamped dominant; the transmitter is disabled
power-on
), the state of the LIN termination is changed according to
Active mode and receiver dominant
Active mode and receiver recessive
Rev. 05 — 22 November 2007
OR mode change to Active mode
BAT14
OR Off-line mode
RTLIN = OFF
or V
AND receiver recessive
BAT42
Fault-tolerant CAN/LIN fail-safe system basis chip
; the transmitter is disabled
t
t
Off-line mode
LIN(dom)(det)
LIN(dom)(rec)
AND receiver dominant
t
LIN(dom)(rec)
Off-line mode
TXDL(dom)(dis)
LIN(dom)(det)
001aad183
RTLIN = 75 A
supplied directly
t
LIN(dom)(det)
out of BAT42
the LIN transmitter is
© NXP B.V. 2007 Nov 23. All rights reserved.
(which is longer than
UJA1061
Figure
11.
24 of 74

Related parts for uja1061