hyb18t512160af-5 Infineon Technologies Corporation, hyb18t512160af-5 Datasheet - Page 9

• Manufacturer Part Number: hyb18t512160af-5
• Description: 512-mbit Ddr2 Sdram
• Manufacturer: Infineon Technologies Corporation

List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure 24
Figure 25
Figure 26
Figure 27
Figure 28
Figure 29
Figure 30
Figure 31
Figure 32
Figure 33
Figure 34
Figure 35
Figure 36
Figure 37
Figure 38
Figure 39
Figure 40
Figure 41
Figure 42
Figure 43
Figure 44
Figure 45
Figure 46
Figure 47
Figure 48
Figure 49
Figure 50
Figure 51
Figure 52
Figure 53
Data Sheet
Pin Configuration for ×4 components, P-TFBGA-60 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Pin Configuration for ×8 components, P-TFBGA-60 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Pin Configuration for ×16 components, P-TFBGA-84 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Block Diagram 32 Mbit × 4 I/O ×4 Internal Memory Banks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Block Diagram 16 Mbit × 8 I/O ×4 Internal Memory Banks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Block Diagram 8 Mbit × 16 I/O ×4 Internal Memory Banks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Simplified State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Initialization Sequence after Power up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
OCD Impedance Adjustment Flow Chart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Timing Diagram Adjust Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Timing Diagram Drive Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Functional Representation of ODT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
ODT Timing for Active and Standby (Idle) Modes (Synchronous ODT timings). . . . . . . . . . . . . . . 41
ODT Timing for Precharge Power-Down and Active Power-Down Mode. . . . . . . . . . . . . . . . . . . . 42
ODT Mode Entry Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
ODT Mode Exit Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Bank Activate Command Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Read Timing Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Activate to Read Timing Example: Read followed by a write to the same bank . . . . . . . . . . . . . . 47
Read to Write Timing Example: Read followed by a write to the same bank . . . . . . . . . . . . . . . . 47
Read to Write Timing Example: Read followed by a write to the same bank . . . . . . . . . . . . . . . . 48
Read to Write Timing Example: Read followed by a write to the same bank . . . . . . . . . . . . . . . . 48
Write to Read Timing Example: Write followed by a read to the same bank . . . . . . . . . . . . . . . . . 48
Basic Read Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Read Operation Example 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Read Operation Example 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Read followed by Write Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Seamless Read Operation Example 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Seamless Read Operation Example 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Basic Write Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Write Operation Example 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Write Operation Example 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Write followed by Read Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Seamless Write Operation Example 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Seamless Write Operation Example 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Write Data Mask Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Write Operation with Data Mask Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Read Interrupt Timing Example 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Write Interrupt Timing Example 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Read Operation Followed by Precharge Example 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Read Operation Followed by Precharge Example 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Read Operation Followed by Precharge Example 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Read Operation Followed by Precharge Example 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Read Operation Followed by Precharge Example 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Write followed by Precharge Example 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Write followed by Precharge Example 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Read with Auto-Precharge Example 1, followed by an Activation to the Same Bank (
Read with Auto-Precharge Example 2, followed by an Activation to the Same Bank (
Read with Auto-Precharge Example 3, followed by an Activation to the Same Bank . . . . . . . . . . 64
Read with Auto-Precharge Example 4, followed by an Activation to the Same Bank, . . . . . . . . . . 64
Write with Auto-Precharge Example 1 (
Write with Auto-Precharge Example 2 (WR +
Auto Refresh Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
t
RC
Limit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
9
t
RP
Limit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
HYB18T512[40/80/16]0AF–[3/3S/3.7/5]
512-Mbit DDR2 SDRAM
09112003-SDM9-IQ3P
Rev. 1.3, 2005-01
t
t
RC
RAS
Limit) . . 63
Limit) . 63