DF2377RVFQ33W Renesas Electronics America, DF2377RVFQ33W Datasheet - Page 19

IC H8S MCU FLASH 3V 384K 144LQFP

DF2377RVFQ33W

Manufacturer Part Number
DF2377RVFQ33W
Description
IC H8S MCU FLASH 3V 384K 144LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2300r
Datasheet

Specifications of DF2377RVFQ33W

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
97
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2377RVFQ33W
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
DF2377RVFQ33WV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Item
21.4.2 User Program
Mode
(2) Programming
Procedure in User
Program Mode
6. The FPEFEQ and
FUBRA parameters are
set for initialization.
21.8 Serial
Communication
Interface Specification
for Boot Mode
(4) Inquiry and
Selection States
(b) Device Selection
Figure 21.21
Programming
Sequence
(9) Programming/
Erasing State
(b) 128-byte
programming
24.2.1 Clock Division
Mode
25.2 Register Bits
Page
889
930
942
943
972
1004
Revision (See Manual for Details)
Description amended
…For details on the frequency setting, see the description in
21.3.2 (2) (a), Flash programming/erasing frequency parameter
(FPEFEQ: general register ER0 of CPU).
…For details, see the descriptions in 21.3.2 (2) (a), Flash
programming/erasing frequency parameter (FPEFEQ: general
register ER0 of CPU), and 21.3.2 (2) (b), Flash user branch
address setting parameter (FUBRA: general register ER1 of
CPU).
Description amended
Figure amended
Description amended
• Programming Address (four bytes): Start address for
programming
Multiple of the size specified in response to the programming
unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'00010000)
Description amended
…In clock division mode, the CPU, bus masters, and on-chip
peripheral functions all operate on the operating clock (1/2,
1/4 ) specified by bits SCK2 to SCK0.
Table amended
Register
Abbreviation Bit 7
FCCS *
Host
Size (one byte): Amount of device-code data
This is fixed at 4
8
Programming selection (H'42, H'43
Bit 6
Bit 5
Rev.7.00 Mar. 18, 2009 page xvii of lxvi
Bit 4
FLER
Bit 3
)
Bit 2
REJ09B0109-0700
Bit 1
Boot program
Transfer of the
programming
program
Bit 0
SCO
Module
FLASH

Related parts for DF2377RVFQ33W