MCF5282CVF80J Freescale Semiconductor, MCF5282CVF80J Datasheet - Page 649

no-image

MCF5282CVF80J

Manufacturer Part Number
MCF5282CVF80J
Description
IC MPU 512K FLASH 256MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF528xr
Datasheet

Specifications of MCF5282CVF80J

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, SPI, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
150
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
256-MAPBGA
Processor Series
MCF528x
Core
ColdFire V2
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
NNDK-MOD5282-KIT
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVF80J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
30.5.3.3.7
The pipeline is flushed and refilled before normal instruction execution resumes. Prefetching begins at the
current address in the PC and at the current privilege level. If any register (such as the PC or SR) is altered
by a BDM command while the processor is halted, the updated value is used when prefetching resumes.
If a
Command Sequence:
Operand Data:
Result Data:
30.5.3.3.8
NOP
Command Formats:
Command Sequence:
Operand Data:
Result Data:
30.5.3.3.9
Reads the selected control register and returns the 32-bit result. Accesses to the processor/memory control
registers are always 32 bits wide, regardless of register width. The second and third words of the command
form a 32-bit address, which the debug module uses to generate a special bus cycle to access the specified
control register. The 12-bit Rc field is the same as that used by the MOVEC instruction.
Freescale Semiconductor
GO
performs no operation and may be used as a null command where required.
15
15
command is issued and the CPU is not halted, the command is ignored.
Resume Execution (
No Operation (
Read Control Register (
0x0
0x0
12
None
The command-complete response (0xFFFF) is returned during the next shift
operation.
12
None
The command-complete response, 0xFFFF (with S cleared), is returned during the
next shift operation.
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3
11
11
NOP
Figure 30-32.
Figure 30-30.
Figure 30-31.
Figure 30-29.
)
GO
0xC
0x0
NOP
???
)
???
GO
RCREG
NOP
GO
NOP
GO
)
8
8
Command Sequence
Command Sequence
Command Format
Command Format
’CMD COMPLETE’
’CMD COMPLETE’
7
7
NEXT CMD
NEXT CMD
0x0
0x0
4
4
3
3
0x0
0x0
Debug Support
0
0
30-31

Related parts for MCF5282CVF80J