UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 322

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
(6) Port mode register 2 (PM2)
322
When using the ANI0/P20 to ANI7/P27 pins for analog input port, set PM20 to PM27 to 1. The output latches of
P20 to P27 at this time may be 0 or 1.
If PM20 to PM27 are set to 0, they cannot be used as analog input port pins.
PM2 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to FFH.
ANI0/P20 to ANI7/P27 pins are as shown below depending on the settings of ADPC, ADS, and PM2.
Analog input selection
Digital I/O selection
Symbol
Address: FF22H
PM2
ADPC
PM27
PM2n
7
0
1
Table 13-3. Setting Functions of ANI0/P20 to ANI7/P27 Pins
After reset: FFH
Output mode (output buffer on)
Input mode (output buffer off)
Figure 13-10. Format of Port Mode Register 2 (PM2)
Input mode
Output mode
Input mode
Output mode
PM26
6
PM2
CHAPTER 13 A/D CONVERTER
PM25
User’s Manual U17260EJ6V0UD
5
R/W
P2n pin I/O mode selection (n = 0 to 7)
Selects ANI.
Does not select ANI.
Selects ANI.
Does not select ANI.
PM24
4
ADS
PM23
3
PM22
2
Analog input (to be converted)
Analog input (not to be converted)
Setting prohibited
Digital input
Digital output
ANI0/P20 to ANI7/P27 Pin
PM21
1
PM20
0

Related parts for UPD78F0537DGA(T)-9EV-A