GD82559C S L3DF Intel, GD82559C S L3DF Datasheet - Page 29

• Manufacturer Part Number: GD82559C S L3DF
• Manufacturer: Intel

Specifications of GD82559C S L3DF

• Lead Free Status / Rohs Status: Not Compliant

Datasheet
Figure 6. PCI Retry Cycle
Note: The 82559 is considered the target in the above diagram; thus, TRDY# is not asserted.
Note: The 82559 will report a system error for any parity error during an address phase, whether or not it
A Retry may also occur in the following two scenarios:
4.2.1.1.4 Error Handling
Data Parity Errors: The 82559 checks for data parity errors while it is the target of the
transaction. If an error was detected, the 82559 always sets the Detected Parity Error bit in the PCI
Configuration Status register, bit 15. The 82559 also asserts PERR#, if the Parity Error Response
bit is set (PCI Configuration Command register, bit 6). The 82559 does not attempt to terminate a
cycle in which a parity error was detected. This gives the initiator the option of recovery.
Target-Disconnect: The 82559 prematurely terminate a cycle in the following cases:
System Error: The 82559 reports parity error during the address phase using the SERR# pin. If the
SERR# Enable bit in the PCI Configuration Command register or the Parity Error Response bit are
not set, the 82559 only sets the Detected Parity Error bit (PCI Configuration Status register, bit 15).
If SERR# Enable and Parity Error Response bits are both set, the 82559 sets the Signaled System
Error bit (PCI Configuration Status register, bit 14) as well as the Detected Parity Error bit and
asserts SERR# for one clock.
The 82559, when detecting system error, will claim the cycle if it was the target of the transaction
and continue the transaction as if the address was correct.
is involved in the current transaction.
•
•
•
•
•
Card Information Structure (CIS) in memory is accessed in CardBus mode.
External modem registers are accessed and the modem does not assert IOCHRDY within 7
PCI clocks from the assertion of MDMCS#.
After accesses to the Flash buffer
After accesses to its CSR
After accesses to the configuration space
CLK
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
Networking Silicon — 82559
21