L64105 LSI Logic Corporation, L64105 Datasheet - Page 219
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 219 of 454
- Download datasheet (5Mb)
6.3.6.4 MPEG Audio Stream
MPEG-2 – Error Check Point: After start code, zero packet length, and
packet data
Description: If the ERRORn signal is asserted during the start code, the
whole packet is skipped and the Preparser resynchronizes to the next
start code.
If the ERRORn signal is asserted during packet data, the Packet Error
Interrupt bit in Register 4
interrupt is not masked. The error data is removed and sequence error
start codes (0x0000.01B4) are injected into the packet.
MPEG-1 Audio – Error Check Point: After start code detection, header
data and packet data
Description: If the ERRORn signal is asserted during the start code, the
whole packet is skipped and the Preparser resynchronizes to the next
start code.
If there is a syntax error in the header, the Packet Error Interrupt bit in
Register 4
masked. The remainder of the packet is skipped and the Preparser
resynchronizes to the next start code.
If the ERRORn signal is asserted during packet data, the Packet Error
Interrupt bit in Register 4
interrupt is not masked, and the error data is stored anyway.
MPEG-2 Audio – Error Check Point: At start code detection and during
packet data
Description: If the ERRORn signal is asserted during the start code, the
whole packet is skipped and the Preparser resynchronizes to the next
start code.
If the ERRORn signal is asserted during packet data, the Packet Error
Interrupt bit in Register 4
interrupt is not masked, and the error data is stored anyway.
Preparser
(page
4-9) is set, and INTRn is asserted if the interrupt is not
(page
(page
(page
4-9) is set, and INTRn is asserted if the
4-9) is set, INTRn is asserted if the
4-9) is set, INTRn is asserted if the
6-23
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation