C8051F020DK Silicon Laboratories Inc, C8051F020DK Datasheet - Page 109

• Manufacturer Part Number: C8051F020DK
• Description: DEV KIT FOR F020/F021/F022/F023
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F020DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F02x
• Interface Type: USB
• Silicon Manufacturer: Silicon Labs
• Core Architecture: 8051
• Silicon Core Number: C8051F020
• Silicon Family Name: C8051F02x
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: Silicon Laboratories C8051 F020/021/022/023
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1200

12.2.6. Special Function Registers
The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The
SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs
found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the
sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the
MCS-51™ instruction set. Table 12.2 lists the SFRs implemented in the CIP-51 System Controller.
The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to
0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as
byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for
future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding
pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.
Register
ACC
ADC0CF
ADC0CN
ADC0GTH
ADC0GTL
ADC0H
ADC0L
D8
D0
C8
C0
B8
B0
A8
A0
F8
F0
E8
E0
98
90
88
80
(bit addressable)
ADC0CN
SMB0CN
PCA0CN
SPI0CN
T2CON
SCON0
TCON
ACC
PSW
0(8)
P3
P2
P1
P0
IP
IE
B
Address
Table 12.2. Special Function Register (SFR) Memory Map
0xBC
SMB0STA SMB0DAT SMB0ADR ADC0GTL ADC0GTH
0xC5
0xC4
0xBF
0xBE
0xE0
0xE8
OSCXCN
TMR3CN
PCA0MD PCA0CPM0 PCA0CPM1 PCA0CPM2 PCA0CPM3 PCA0CPM4
SADEN0
SADDR0
REF0CN
EMI0TC
T4CON
PCA0H
SCON1
PCA0L
SBUF0
TMOD
XBR0
1(9)
SP
Table 12.3. Special Function Registers
Description
Accumulator
ADC0 Configuration
ADC0 Control
ADC0 Greater-Than High
ADC0 Greater-Than Low
ADC0 Data Word High
ADC0 Data Word Low
PCA0CPH0 PCA0CPH1 PCA0CPH2 PCA0CPH3 PCA0CPH4
PCA0CPL0 PCA0CPL1 PCA0CPL2 PCA0CPL3 PCA0CPL4
TMR3RLL TMR3RLH
AMX0CF
ADC1CN
SPI0CFG
RCAP2L
OSCICN
DAC0L
SBUF1
XBR1
DPL
2(A)
TL0
AMX0SL
SADDR1
RCAP2H
SPI0DAT
ADC1CF
EMI0CF
DAC0H
XBR2
DPH
3(B)
TL1
Rev. 1.4
P0MDOUT P1MDOUT P2MDOUT P3MDOUT
DAC0CN
AMX1SL
ADC0CF
RCAP4L
TMR3L
ADC1
TH0
4(C)
TL4
TL2
P4†
P74OUT†
SPI0CKR
RCAP4H
P1MDIN
TMR3H
DAC1L
P3IF
5(D)
TH4
TH2
TH1
P5†
C8051F020/1/2/3
ADC0LTL ADC0LTH
SADEN1
CPT0CN
CKCON
DAC1H
ADC0L
FLSCL
EIP1
EIE1
page 49*, page 65**
page 50*, page 66**
page 53*, page 69**
page 53*, page 69**
page 51*, page 67**
page 51*, page 67**
6(E)
P7†
P6†
Page No.
page 115
DAC1CN
SMB0CR
WDTCN
RSTSRC
EMI0CN
CPT1CN
ADC0H
FLACL
PSCTL
PCON
EIE2
EIP2
7(F)
109