ST72C334J4T6 STMicroelectronics, ST72C334J4T6 Datasheet - Page 40

MCU 8BIT FLASH SPI SCI 44TQFP

ST72C334J4T6

Manufacturer Part Number
ST72C334J4T6
Description
MCU 8BIT FLASH SPI SCI 44TQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72C334J4T6

Core Processor
ST7
Core Size
8-Bit
Speed
16MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3.2 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Processor Series
ST72C3x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
32
Number Of Timers
4 bit
Operating Supply Voltage
3.2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST7C334-INDART, ST7MDT2-EPB2/US
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-4838

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72C334J4T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72C334J4T6
Manufacturer:
ST
0
Part Number:
ST72C334J4T6
Manufacturer:
ST
Quantity:
3 819
Part Number:
ST72C334J4T6/TR
Manufacturer:
ST
0
ST72334J/N, ST72314J/N, ST72124J
I/O PORTS (Cont’d)
Figure 26. I/O Port General Block Diagram
Table 6. I/O Port Mode Options
Legend: NI - not implemented
40/153
Input
Output
REGISTER
ACCESS
SOURCE (ei
EXTERNAL
INTERRUPT
Off - implemented not activated
On - implemented and activated
DDR SEL
OR SEL
DR SEL
Floating with/without Interrupt
Pull-up with/without Interrupt
Push-pull
Open Drain (logic level)
True Open Drain
Configuration Mode
DDR
OR
x
DR
)
POLARITY
SELECTION
ALTERNATE
OUTPUT
ALTERNATE
ENABLE
If implemented
1
0
FROM
OTHER
BITS
1
0
Pull-Up
Off
On
Off
NI
Note: The diode to V
true open drain pads. A local protection between
the pad and V
vice against positive stress.
N-BUFFER
PULL-UP
CONFIGURATION
P-Buffer
Off
On
Off
NI
SS
SCHMITT
TRIGGER
CMOS
is implemented to protect the de-
V
DD
DD
NI (see note)
is not implemented in the
to V
On
DD
P-BUFFER
(see table below)
V
Diodes
DD
DIODES
(see table below)
PULL-UP
(see table below)
ALTERNATE
ANALOG
INPUT
to V
INPUT
PAD
On
SS

Related parts for ST72C334J4T6