MC68HC711E20CFN2

Manufacturer Part NumberMC68HC711E20CFN2
DescriptionIC MCU 20K 2MHZ OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC711E20CFN2 datasheets
 

Specifications of MC68HC711E20CFN2

Core ProcessorHC11Core Size8-Bit
Speed2MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory Size20KB (20K x 8)Program Memory TypeOTP
Eeprom Size512 x 8Ram Size768 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 132/242

Download datasheet (2Mb)Embed
PrevNext
Timing Systems
input capture register pair inhibits a new capture transfer for one bus cycle. If a double-byte read
instruction, such as load double accumulator D (LDD), is used to read the captured value, coherency is
assured. When a new input capture occurs immediately after a high-order byte read, transfer is delayed
for an additional cycle but the value is not lost.
Register name: Timer Input Capture 1 Register (High)
Bit 7
Read:
Bit 15
Write:
Reset:
Register name: Timer Input Capture 1 Register (Low)
Bit 7
Read:
Bit 7
Write:
Reset:
Figure 9-4. Timer Input Capture 1 Register Pair (TIC1)
Register name: Timer Input Capture 2 Register (High)
Bit 7
Read:
Bit 15
Write:
Reset:
Register name: Timer Input Capture 2 Register (Low)
Bit 7
Read:
Bit 7
Write:
Reset:
Figure 9-5. Timer Input Capture 2 Register Pair (TIC2)
Register name: Timer Input Capture 3 Register (High)
Bit 7
Read:
Bit 15
Write:
Reset:
Register name: Timer Input Capture 3 Register (Low)
Bit 7
Read:
Bit 7
Write:
Reset:
Figure 9-6. Timer Input Capture 3 Register Pair (TIC3)
132
Address: $1010
6
5
4
3
Bit 14
Bit 13
Bit 12
Bit 11
Indeterminate after reset
Address: $1011
6
5
4
3
Bit 6
Bit 5
Bit 4
Bit 3
Indeterminate after reset
Address: $1012
6
5
4
3
Bit 14
Bit 13
Bit 12
Bit 11
Indeterminate after reset
Address: $1013
6
5
4
3
Bit 6
Bit 5
Bit 4
Bit 3
Indeterminate after reset
Address: $1014
6
5
4
3
Bit 14
Bit 13
Bit 12
Bit 11
Indeterminate after reset
Address: $1015
6
5
4
3
Bit 6
Bit 5
Bit 4
Bit 3
Indeterminate after reset
M68HC11E Family Data Sheet, Rev. 5.1
2
1
Bit 0
Bit 10
Bit 9
Bit 8
2
1
Bit 0
Bit 2
Bit 1
Bit 0
2
1
Bit 0
Bit 10
Bit 9
Bit 8
2
1
Bit 0
Bit 2
Bit 1
Bit 0
2
1
Bit 0
Bit 10
Bit 9
Bit 8
2
1
Bit 0
Bit 2
Bit 1
Bit 0
Freescale Semiconductor