MC68HC711E20CFN2

Manufacturer Part NumberMC68HC711E20CFN2
DescriptionIC MCU 20K 2MHZ OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC711E20CFN2 datasheets
 

Specifications of MC68HC711E20CFN2

Core ProcessorHC11Core Size8-Bit
Speed2MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory Size20KB (20K x 8)Program Memory TypeOTP
Eeprom Size512 x 8Ram Size768 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 78/242

Download datasheet (2Mb)Embed
PrevNext
Central Processor Unit (CPU)
Table 4-2. Instruction Set (Sheet 7 of 7)
Mnemonic
Operation
Description
TSTA
Test A for Zero
A – 0
or Minus
TSTB
Test B for Zero
B – 0
or Minus
SP + 1 ⇒ IX
TSX
Transfer Stack
Pointer to X
SP + 1 ⇒ IY
TSY
Transfer Stack
Pointer to Y
IX – 1 ⇒ SP
TXS
Transfer X to
Stack Pointer
IY – 1 ⇒ SP
TYS
Transfer Y to
Stack Pointer
WAI
Wait for
Stack Regs & WAIT
Interrupt
IX ⇒ D, D ⇒ IX
XGDX
Exchange D
with X
IY ⇒ D, D ⇒ IY
XGDY
Exchange D
with Y
Cycle
*
Infinity or until reset occurs
**
12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock
cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).
Operands
= 8-bit direct address ($0000–$00FF) (high byte assumed to be $00)
dd
= 8-bit positive offset $00 (0) to $FF (255) (is added to index)
ff
= High-order byte of 16-bit extended address
hh
= One byte of immediate data
ii
= High-order byte of 16-bit immediate data
jj
= Low-order byte of 16-bit immediate data
kk
= Low-order byte of 16-bit extended address
ll
= 8-bit mask (set bits to be affected)
mm
= Signed relative offset $80 (–128) to $7F (+127)
rr
(offset relative to address following machine code offset byte))
Operators
( )
Contents of register shown inside parentheses
Is transferred to
Is pulled from stack
Is pushed onto stack
Boolean AND
+
Arithmetic addition symbol except where used as inclusive-OR symbol
in Boolean formula
Exclusive-OR
Multiply
:
Concatenation
Arithmetic subtraction symbol or negation symbol (two’s complement)
78
Addressing
Instruction
Mode
Opcode
Operand
A
INH
4D
B
INH
5D
INH
30
INH
18
30
INH
35
INH
18
35
INH
3E
INH
8F
INH
18
8F
Condition Codes
0
1
M68HC11E Family Data Sheet, Rev. 5.1
Condition Codes
Cycles
S
X
H
I
N
Z
V
2
0
2
0
3
4
3
4
**
3
4
Bit not changed
Bit always cleared
Bit always set
Bit cleared or set, depending on operation
Bit can be cleared, cannot become set
Freescale Semiconductor
C
0
0