MC68HC711E20CFN2

Manufacturer Part NumberMC68HC711E20CFN2
DescriptionIC MCU 20K 2MHZ OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC11
MC68HC711E20CFN2 datasheets
 


Specifications of MC68HC711E20CFN2

Core ProcessorHC11Core Size8-Bit
Speed2MHzConnectivitySCI, SPI
PeripheralsPOR, WDTNumber Of I /o38
Program Memory Size20KB (20K x 8)Program Memory TypeOTP
Eeprom Size512 x 8Ram Size768 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 73/242

Download datasheet (2Mb)Embed
PrevNext
Table 4-2. Instruction Set (Sheet 2 of 7)
Mnemonic
Operation
Description
? Z + (N ⊕ V) = 0
BGT (rel)
Branch if > Zero
BHI (rel)
Branch if
? C + Z = 0
Higher
BHS (rel)
Branch if
? C = 0
Higher or Same
BITA (opr)
Bit(s) Test A
A • M
with Memory
BITB (opr)
Bit(s) Test B
B • M
with Memory
Branch if ∆ Zero
? Z + (N ⊕ V) = 1
BLE (rel)
BLO (rel)
Branch if Lower
? C = 1
BLS (rel)
Branch if Lower
? C + Z = 1
or Same
? N ⊕ V = 1
BLT (rel)
Branch if < Zero
BMI (rel)
Branch if Minus
? N = 1
BNE (rel)
Branch if not =
? Z = 0
Zero
BPL (rel)
Branch if Plus
? N = 0
BRA (rel)
Branch Always
? 1 = 1
BRCLR(opr)
Branch if
? M • mm = 0
(msk)
Bit(s) Clear
(rel)
BRN (rel)
Branch Never
? 1 = 0
BRSET(opr)
Branch if Bit(s)
? (M) • mm = 0
(msk)
Set
(rel)
M + mm ⇒ M
BSET (opr)
Set Bit(s)
(msk)
BSR (rel)
Branch to
See Figure 3–2
Subroutine
BVC (rel)
Branch if
? V = 0
Overflow Clear
BVS (rel)
Branch if
? V = 1
Overflow Set
CBA
Compare A to B
A – B
0 ⇒ C
CLC
Clear Carry Bit
0 ⇒ I
CLI
Clear Interrupt
Mask
0 ⇒ M
CLR (opr)
Clear Memory
Byte
0 ⇒ A
CLRA
Clear
Accumulator A
0 ⇒ B
CLRB
Clear
Accumulator B
0 ⇒ V
CLV
Clear Overflow
Flag
CMPA (opr)
Compare A to
A – M
Memory
Freescale Semiconductor
Addressing
Instruction
Mode
Opcode
Operand
REL
2E
rr
REL
22
rr
REL
24
rr
A
IMM
85
ii
A
DIR
95
dd
A
EXT
B5
hh
ll
A
IND,X
A5
ff
A
IND,Y
18
A5
ff
B
IMM
C5
ii
B
DIR
D5
dd
B
EXT
F5
hh
ll
B
IND,X
E5
ff
B
IND,Y
18
E5
ff
REL
2F
rr
REL
25
rr
REL
23
rr
REL
2D
rr
REL
2B
rr
REL
26
rr
REL
2A
rr
REL
20
rr
DIR
13
dd
mm
IND,X
1F
rr
18
1F
IND,Y
ff
mm
rr
ff
mm
rr
REL
21
rr
DIR
12
dd
mm
IND,X
1E
rr
IND,Y
18
1E
ff
mm
rr
ff
mm
rr
DIR
14
dd
mm
IND,X
1C
ff
mm
IND,Y
18
1C
ff
mm
REL
8D
rr
REL
28
rr
REL
29
rr
INH
11
INH
0C
INH
0E
EXT
7F
hh
ll
IND,X
6F
ff
IND,Y
18
6F
ff
A
INH
4F
B
INH
5F
INH
0A
A
IMM
81
ii
A
DIR
91
dd
A
EXT
B1
hh
ll
A
IND,X
A1
ff
A
IND,Y
18
A1
ff
M68HC11E Family Data Sheet, Rev. 5.1
Instruction Set
Condition Codes
Cycles
S
X
H
I
N
Z
V
3
3
3
2
0
3
4
4
5
2
0
3
4
4
5
3
3
3
3
3
3
3
3
6
7
8
3
6
7
8
6
0
7
8
6
3
3
2
2
2
0
6
0
1
0
6
7
2
0
1
0
2
0
1
0
2
0
2
3
4
4
5
C
0
0
0
0
73