BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 1/323

Download datasheet (3Mb)Embed
Next
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated
Service Digital Network (ISDN) primary rate interfaces, operating at 1.544 Mbps or
2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip
buffers, and an on-chip physical line interface to provide a complete T1/E1 transceiver.
The fully featured Bt8370 and short-haul Bt8375 and Bt8376 devices provide a
programmable clock rate adapter for simplifying system bus interfacing. The adapter
synthesizes standard clock signals from the receive or transmit line rate clocks or from an
external reference.
Operations are controlled through memory-mapped registers accessible via a parallel
microprocessor port. Current ANSI, ETSI, ITU-T, and Bellcore standards are supported for
alarm and error monitoring, signaling supervision (e.g., LAPD/SS7), per-channel trunk
conditioning, and Facility Data Link (FDL) maintenance. A serial Time Division Multiplexed
(TDM) system bus interface allows the backplane Pulse Code Modulation (PCM) data
highway to operate at rates from 1.536 to 8.192 Mbps. Extensive test and diagnostic
functions include a full set of digital and analog loopbacks, PRBS test pattern generation,
BER meter, and forced error insertion.
The physical line interface circuit recovers clock and data from analog signals with +3 to
–43 dB cable attenuation, appropriate for both short (–18 dB) and long-haul T1/E1
applications. Receive line equalization (EQ) and transmit Line Build Out (LBO) filters are
implemented using Digital Signal Processor (DSP) circuits for reliable performance. Data
and/or clock jitter attenuation can be inserted on either the receive or transmit path. The
transmit section includes precision pulse shaping and amplitude pre-emphasis for cross
connect applications, as well as a set of LBO filters for long-haul Channel Service Unit
(CSU) applications. A complementary driver output is provided to couple 75/100/120
lines via an external transformer.
Functional Block Diagram
Receive
EQ
RX
Analog
RPLL
TX or RX
Jitter
Attenuator
TPLL
Transmit
Pulse
TX
LBO
Analog
Control/Status
JTAG
Registers
Test Port
Motorola/Intel
Processor Bus
Data Sheet
Receive
ZCS
RX
System
Decode
Slip
Bus
Buffer
T1/E1
Receive
Framer
Transmit
TX
System
Slip
ZCS
Bus
Buffer
Encode
T1/E1
Overhead
Transmit
Insertion
Framer
Data Link Controllers
Clock Rate
DL1 + DL2
Adaptor
Dual-Rail/NRZ/
CLAD I/O
External DL3
Distinguishing Features
• Single-chip T1/E1 framer with
short/long-haul physical line
interface
• Frames to popular T1/E1 standards:
– T1: SF, ESF, SLC 96, T1DM
-
– E1: PCM
30, G.704, G.706, G.732
ISDN primary rate
• On-chip physical line interface
compatible with:
– DSX-1/E1 short-haul signals
– DS-1 (T1.403) and ETSI long-haul
signals
• Two-frame transmit and receive PCM
slip buffers
• Clock rate adapter synthesizes jitter
attenuated system clocks from an
internal or external reference
• Parallel 8-bit microprocessor port
supports Intel or Motorola buses
• Automated Facility Data Link (FDL)
management
• BERT generation and counting
• Two full-duplex HDLC controllers for
data link and LAPD/SS7 signaling
• B8ZS/HDB3/Bit 7 zero suppression
• 80-pin MQFP surface-mount package
• Operates from a single +5 Vdc ±5%
power supply
• Low-power CMOS technology
Applications
• T1/E1 Channel Service Unit/Data
Service Unit (CSU/DSU)
• Digital Access Cross-Connect
Systems (DACS)
• T1/E1 Multiplexer (MUX)
• PBXs and PCM channel bank
• T1/E1 HDSL terminal unit
• ISDN Primary Rate Access (PRA)
N8370DSE
June 30, 1999

BT8370KPF Summary of contents