ST7FMC1K2B3 STMICROELECTRONICS [STMicroelectronics], ST7FMC1K2B3 Datasheet - Page 91

no-image

ST7FMC1K2B3

Manufacturer Part Number
ST7FMC1K2B3
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
Read Only
Reset Value: 0000 0000 (00h)
The three least significant bits are not used.
Bit 7 =
0: No input capture (reset value).
1: An input capture has occurred on the ICAP1 pin
Bit 6 =
0: No match (reset value).
1: The content of the free running counter has
Bit 5 =
0: No timer overflow (reset value).
1: The free running counter rolled over from FFFFh
ICF1 OCF1
or the counter has reached the OC2R value in
PWM mode. To clear this bit, first read the SR
register, then read or write the low byte of the
IC1R (IC1LR) register.
matched the content of the OC1R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC1R (OC1LR) reg-
ister.
to 0000h. To clear this bit, first read the SR reg-
ister, then read or write the low byte of the CR
(CLR) register.
7
(Cont’d)
TOF
ICF2 OCF2 TIMD
0
0
0
not clear TOF.
Bit 4 =
0: No input capture (reset value).
1: An input capture has occurred on the ICAP2
Bit 3 =
0: No match (reset value).
1: The content of the free running counter has
Bit 2 =
This bit is set and cleared by software. When set, it
freezes the timer prescaler and counter and disa-
bled the output functions (OCMP1 and OCMP2
pins) to reduce power consumption. Access to the
timer registers is still available, allowing the timer
configuration to be changed while it is disabled.
0: Timer enabled
1: Timer prescaler, counter and outputs disabled
Bits 1:0 = Reserved, must be kept cleared.
pin. To clear this bit, first read the SR register,
then read or write the low byte of the IC2R
(IC2LR) register.
matched the content of the OC2R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC2R (OC2LR) reg-
ister.
Reading or writing the ACLR register does
91/309
1

Related parts for ST7FMC1K2B3