W7100A WIZnet, W7100A Datasheet - Page 3

• Manufacturer Part Number: W7100A
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A

• Rohs: yes
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 255 B
• Data Ram Size: 64 KB
• On-chip Adc: No
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 80 C
• Package / Case: LQFP-100
• Mounting Style: SMD/SMT
• Interface Type: UART
• Program Memory Type: Flash

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
3
4
5
6
7
5.1
5.2
6.1
6.2
6.3
6.4
6.5
6.6
7.1
7.2
7.3
7.4
7.5
7.6
7.7
2.5.7
2.5.8
2.5.9
2.5.10
2.5.11
5.1.1
5.1.2
5.1.3
5.1.4
5.1.5
5.1.6
5.1.7
5.1.8
5.1.9
5.1.10
5.2.1
5.2.2
7.7.1
Interrupt ...................................................................................... 43
I/O Ports ...................................................................................... 47
Timers ......................................................................................... 50
Timers 0, 1 ................................................................................... 50
Timer2 ........................................................................................ 57
UART .......................................................................................... 61
Interrupts ..................................................................................... 62
Mode0, Synchronous ........................................................................ 63
Mode1, 8-Bit UART, Variable Baud Rate, Timer 1 or 2 Clock Source ................ 64
Mode2, 9-Bit UART, Fixed Baud Rate ..................................................... 64
Mode3, 9-Bit UART, Variable Baud Rate, Timer1 or 2 Clock Source ................. 65
Examples of Baud Rate Setting ........................................................... 65
Watchdog Timer ............................................................................. 66
Overview ..................................................................................... 66
Interrupts ..................................................................................... 66
Watchdog Timer Reset ...................................................................... 67
Simple Timer ................................................................................. 68
System Monitor .............................................................................. 68
Watchdog Related Registers ............................................................... 68
Watchdog Control ........................................................................... 69
Address Latch Enable Register .................................................... 38
External Memory Wait States Register ........................................... 38
Stack Pointer ......................................................................... 39
New & Extended SFR ................................................................ 39
Peripheral Registers ................................................................. 41
Overview .............................................................................. 50
Interrupts ............................................................................. 51
Timer0 – Mode0 ...................................................................... 52
Timer0 – Mode1 ...................................................................... 53
Timer0 – Mode2 ...................................................................... 53
Timer0 – Mode3 ...................................................................... 54
Timer1 – Mode0 ...................................................................... 55
Timer1 – Mode1 ...................................................................... 55
Timer1 – Mode2 ...................................................................... 56
Timer1 – Mode3 ...................................................................... 56
Overview .............................................................................. 57
Interrupts ............................................................................. 58
Clock Control ......................................................................... 70
Ver. 1.12
3