W7100A WIZnet, W7100A Datasheet - Page 73

• Manufacturer Part Number: W7100A
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A

• Rohs: yes
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 255 B
• Data Ram Size: 64 KB
• On-chip Adc: No
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 80 C
• Package / Case: LQFP-100
• Mounting Style: SMD/SMT
• Interface Type: UART
• Program Memory Type: Flash

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
Address offset
8.2.2
0xFE4000
0xFE4001
0xFE4002
0xFE4003
0xFE4004
0xFE4005
0xFE4006
0xFE4007
0xFE4008
0xFE4009
0xFE400A
0xFE400B
0xFE400C
0xFE400D
0xFE400E
0xFE400F
0xFE4010
0xFE4011
0xFE4012
0xFE4013
0xFE4014
0xFE4015
0xFE4016
0xFE4017
0xFE401D
0xFE0032
0xFE0033
0xFE0034
~
SOCKET Registers
S0_DPORT0
S0_DPORT1
S0_PROTO
S0_PORT0
S0_PORT1
S0_DHAR0
S0_DHAR1
S0_DHAR2
S0_DHAR3
S0_DHAR4
S0_DHAR5
S0_MSSR0
S0_MSSR1
S0_DIPR0
S0_DIPR1
S0_DIPR2
S0_DIPR3
Symbol
S0_TOS
S0_TTL
S0_MR
S0_CR
S0_SR
S0_IR
IR2
SOCKET 0 Mode Register
SOCKET 0 Command Register
SOCKET 0 Interrupt Register
SOCKET 0 SOCKET Status Register
Description
S0_PORT (SOCKET 0 Source Port Register)
S0_DHAR (SOCKET 0 Destination Hardware Address Register)
S0_DIPR (SOCKET 0 Destination IP Address Register)
S0_DPORT (SOCKET 0 Destination Port Register)
S0_MSSR (SOCKET 0 Maximum Segment Size Register)
SOCKET 0 Protocol of IP Header Field Register in IP raw
mode
SOCKET 0 IP Type of Service(TOS) Register
SOCKET 0 IP Time to Live(TTL) Register
Reserved
Reserved
SOCKET Interrupt Register
Ver. 1.12
73