HD6417750SBP200 Renesas Electronics America, HD6417750SBP200 Datasheet - Page 551
HD6417750SBP200
Manufacturer Part Number
HD6417750SBP200
Description
IC SUPERH MPU ROMLESS 256BGA
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet
1.D6417750RBP240DV.pdf
(1164 pages)
Specifications of HD6417750SBP200
Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
28
Program Memory Type
ROMless
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 2.07 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417750SBP200
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
- Current page: 551 of 1164
- Download datasheet (7Mb)
Section 13 Bus State Controller (BSC)
13.3.5
Synchronous DRAM Interface
Connection of Synchronous DRAM: Since synchronous DRAM can be selected by the CS
signal, it can be connected to physical space areas 2 and 3 using RAS and other control signals in
common. If the memory type bits (DRAMTP2–0) in BCR1 are set to 010, area 2 is normal
memory space and area 3 is synchronous DRAM space; if set to 011, areas 2 and 3 are both
synchronous DRAM space.
With this LSI, burst read/burst write mode is supported as the synchronous DRAM operating
mode. The data bus width is 32 or 64 bits, and the SZ size bits in MCR must be set to 00 or 11.
The burst enable bit (BE) in MCR is ignored, a 32-byte burst transfer is performed in a cache
fill/copy-back cycle, and in a write-through area write or a non-cacheable area read/write, 32-byte
data is read even in a single read in order to access synchronous DRAM with a burst read/write
access. 32-byte data transfer is also performed in a single write, but DQMn is not asserted when
unnecessary data is transferred. For details on the burst length, see section 13.2.10, Synchronous
DRAM Mode Register (SDMR), and Power-On Sequence in section 13.3.5, Synchronous DRAM
Interface. The SH7750R Group supports burst read and burst write operations with a burst length
of 4 as a synchronous DRAM operating mode when using a 32-bit data bus. The burst enable (BE)
bit in MCR is ignored, and a 32-byte burst transfer is performed in a cache fill or copy-back cycle.
In write-through area write operations and non-cacheable area read or write operations, 16 bytes of
data is read even in a single read because burst read or write accesses to synchronous DRAM use a
burst length of 4. Sixteen bytes of data is transferred in the case of a single write also, but DQMn
is not asserted when unnecessary data is transferred.
For changing the burst length (a function only available in the SH7750R) for a 32-bit bus, see
Notes on Changing the Burst Length (SH7750R Only) in section 13.3.5, Synchronous DRAM
Interface.
The control signals for connection of synchronous DRAM are RAS, CAS, RD/WR, CS2 or CS3,
DQM0 to DQM7, and CKE. All the signals other than CS2 and CS3 are common to all areas, and
signals other than CKE are valid and latched only when CS2 or CS3 is asserted. Synchronous
DRAM can therefore be connected in parallel to a number of areas. CKE is negated (driven low)
when the frequency is changed, when the clock is unstable after the clock supply is stopped and
restarted, or when self-refreshing is performed, and is always asserted (high) at other times.
Commands for synchronous DRAM are specified by RAS, CAS, RD/WR, and specific address
signals. The commands are NOP, auto-refresh (REF), self-refresh (SELF), precharge all banks
(PALL), precharge specified bank (PRE), row address strobe bank active (ACTV), read (READ),
read with precharge (READA), write (WRIT), write with precharge (WRITA), and mode register
setting (MRS).
Rev.7.00 Oct. 10, 2008 Page 465 of 1074
REJ09B0366-0700
Related parts for HD6417750SBP200
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT STARTER FOR M16C/29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/2D
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
R0K33062P STARTER KIT
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/23 E8A
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C/25
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER H8S2456 SHARPE DSPLY
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C38C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8C35C
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R8CL3AC+LCD APPS
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR RX610
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR R32C/118
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV RSK-R8C/26-29
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR SH7124
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT STARTER FOR H8SX/1622
Manufacturer:
Renesas Electronics America
Datasheet:
Part Number:
Description:
KIT DEV FOR SH7203
Manufacturer:
Renesas Electronics America
Datasheet: