HD6413008VXI25 Renesas Electronics America, HD6413008VXI25 Datasheet - Page 358

MCU 3V 0K I-TEMP 100-TQFP

HD6413008VXI25

Manufacturer Part Number
HD6413008VXI25
Description
MCU 3V 0K I-TEMP 100-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD6413008VXI25

Core Processor
H8/300H
Core Size
16-Bit
Speed
25MHz
Connectivity
SCI, SmartCard
Peripherals
PWM, WDT
Number Of I /o
35
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
11. Watchdog Timer
11.2.2
TCSR is an 8-bit readable and writable register. Its functions include selecting the timer mode and
clock source.
Notes: The method for writing to TCSR is different from that for general registers to prevent
Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized to 0 by a
reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous values.
Bit 7—Overflow Flag (OVF): This status flag indicates that the timer counter has overflowed
from H'FF to H'00.
Rev.4.00 Aug. 20, 2007 Page 312 of 638
REJ09B0395-0400
Bit 7
OVF
0
1
Bit
Initial value
Read/Write
inadvertent overwriting. For details see section 11.2.4, Notes on Register Access.
* Only 0 can be written, to clear the flag.
Timer Control/Status Register (TCSR)
Description
[Clearing condition]
Cleared by reading OVF when OVF = 1, then writing 0 in OVF
[Setting condition]
Set when TCNT changes from H'FF to H'00
R/(W)
Overflow flag
Status flag indicating overflow
OVF
7
0
*
WT/IT
Timer mode select
Selects the mode
R/W
6
0
Timer enable
TME
Selects whether TCNT runs or halts
R/W
5
0
4
1
Reserved bits
3
1
CKS2
R/W
2
0
Clock select
These bits select the
TCNT clock source
CKS1
R/W
1
0
(Initial value)
CKS0
R/W
0
0

Related parts for HD6413008VXI25